
EPC2361 land pattern (top view, 5 × 3 mm)
interleaved drain / source
stripes: power loop
gate (pad 1)
pad 1
G
K
D
S
D
S
D
pad 2
pad 3
pad 4
pad 5
pad 6
pad 7
Kelvin source (pad 2):
return of the gate loop only
(a)
(b)
D (pads 3, 5, 7)
gate loop: driver → G → die → K → driver
$L_S$ is not inside the gate loop
G (pad 1)
driver
output
power
loop
K, Kelvin source (pad 2)
$L_S$ (stripes, vias)
S, power (pads 4, 6)