
Conduction
Switching
Dead time + gate
(a)
(b)
Total phase-leg loss (W)
0
10
20
30
40
18.0 W
2
3
4
5
6
7
8
Parallel transistors per switch, n
Peak drain–source voltage (V)
180
150
120
90
80
0.5 nH
1 nH
n = 4
2
3
4
5
6
7
8
Parallel transistors per switch, n