

Tech & Teach

Digital Chip Design Program

RTL Design

Task #03

Farah Alyahya

Rana Alsubaihi

Joud Almshari

Tala Alrsheed

Hoor Alkhedairi

Horiah Alqufaydi

Sandra Alomar


1/7/2026

Behavioral



Version 1.0

Task #1.1

```
22 |
23 | module task31
24 |   #(parameter n = 3) (
25 |     input logic [n-1:0] x,
26 |     output logic f
27 |   );
28 |
29 |   always_comb begin
30 |     if ( (x[0] && x[1]) || (~x[1] && x[2]) ) begin
31 |       f = 1;
32 |     end
33 |     else
34 |       f = 0;
35 |   end
36 | endmodule
37 |
```



Task #1.2




Task #1.3

Project Summary x Schematic x comparator_behavioral.sv * x Schematic (2) x

C:/comparator_behavioral/comparator_behavioral.srcs/sources_1/new/comparator_behavioral.sv

```
1 module comparator_behavioral (  
2     input logic a3, a2, a1, a0,  
3     input logic b3, b2, b1, b0,  
4     output logic AeqB,  
5     output logic AltB,  
6     output logic AgtB  
7 );  
8     logic [3:0] A;  
9     logic [3:0] B;  
10 always_comb begin  
11     A = {a3, a2, a1, a0};  
12     B = {b3, b2, b1, b0};  
13     // If A==B, then AeqB=1, AltB=0, AgtB=0  
14     if (A == B) begin  
15         AeqB = 1;  
16         AltB = 0;  
17         AgtB = 0;  
18     end  
19     // If A<B, then AeqB=0, AltB=1, AgtB=0  
20     else if (A < B) begin  
21         AeqB = 0;  
22         AltB = 1;  
23         AgtB = 0;  
24     end  
25     // If A>B, then AeqB=0, AltB=0, AgtB=1  
26     else if (A > B) begin  
27         AeqB = 0;  
28         AltB = 0;  
29         AgtB = 1;  
30     end  
31     else begin  
32         AeqB = 0;  
33         AltB = 0;  
34         AgtB = 0;  
35     end  
36 end  
37  
38 endmodule
```



Work distribution

Section	Farah&Joud	Tala&Horiah	Rana&Hoor&Sandra
Report	✓	✓	✓
Task 1.1			✓
Task 1.2	✓		
Task 1.3		✓	