

1 P 0

D7 R15

D4 R11

D8 R16

Guia1



SW1



C1



D1



J1

Ponta de Prova Lógica

PPL-01



JP6 C6 C8



C4

Guia4



JP7

TP1



D2



D5



D6



C3



C5

JP8

Guia4

PP1



C2

Guia2

SW2

JP3

	TTL	CMOS
	< 0.8V	< ~30% x VCC
0	@ 5V	x VCC
	> 2.0	> ~75% x VCC
1	@ 5V	x VCC



TTL CMOS

JP5