




Ponta de Prova Lógica
PPL-01



JP7



JP3

	TTL	CMOS
0	< 0.8V	< ~30% x VCC
1	> 2.0V	> ~75% x VCC

