University Of Engineering and Technology, Lahore Computer Engineering Department

Course Name: Computer Architecture	Course Code: CMPE-421L
Assignment Type: Lab	Dated: 16th October 2023
Semester: 7th	Session: 2020
Lab/Project/Assignment #: 7	CLOs to be covered: CLO 2
Lab Title: Flow Control Instructions	Teacher Name: Engr. Afeef Obaid

Lab Evaluation

CLO 2	Understand the basics of RISC-V architecture, its assembly & design of basic Datapath					
	components of a single cycle RISC-V processor.					
Levels (Marks)	Level1	Level2	Level3	Level4	Level5	Level6
(10)						
					Total	/10

Rubrics for Current Lab Evaluation

Scale	Marks	Level	Rubric		
Excellent	9-10	L1	Submitted all lab tasks, BONUS task, have good understanding.		
Very Good	7-8	L2	Submitted the lab tasks but have good understanding		
Good	5-6	L3	Submitted the lab tasks but have weak understanding.		
Basic	3-4	L4	Submitted the lab tasks but have no understanding.		
Barely Acceptable	1-2	L5	Submitted only one lab task.		
Not Acceptable	0	L6	Did not attempt		

Lab # 7

Lab Goals

By reading this manual, students will be able to:

- Understand RISC-V (RV) Flow Control Instructions.
- Understand Branch/ Jump Operation.

Equipment Required

• Computer system with ModelSim or Xcelium, installed on it.

Flow Control Instructions

The branch and jump instructions are used to transfer the flow of control from one part of the instruction memory to another part. The branch instructions transfer control based upon the comparison of the two register operands and if the condition is true then the control will be transferred to another part of the instruction. The jump instructions provide unconditional control transfer to the target. To implement these operations, we are required to modify our datapath in such a way that we can use our ALU to perform the calculation of the address of the target to which the control will be transferred. This will be performed by adding the immediate value to the current value of the program counter. The immediate value will be calculated during the decode stage and the calculation of the address along with the comparison for the branch operation will be performed in the execute stage.

Branch/ Jump Operation – Fetch Phase

The value of PC for the next instruction will be changed in case the branch condition becomes true or the jump instruction is executed. Listing 6.1 demonstrates that the PC value is updated with the result of the ALU when the branch or jump is taken.

Listing 6.1. PC value updated for Branch/Jump operation.

Branch/ Jump Operation – Decode Phase

The decode operation for branch instructions uses the func3 bit-field of the instruction machine code to select the operands, comparison operation to be performed, ALU operation to be performed, request for branch instruction and immediate value which are going to be used inside the execution stage. However, these selections for jump instructions are based on the opcode of the instruction. There are two jump instructions which include the jump and link (jal) instruction and the jump and link register (jalr) instructions. Recall that branch instructions are B-type while jump operations follow J-type encoding format. The target address for branch and jal operations is constructed using pc-offset addressing. However, for the jalr instruction register-offset addressing is used. The code listings implementing the load and store operations at instruction decode phase are given in Listing 6.2 and 6.3, respectively.

```
OPCODE BRANCH INST : begin
  id2exe ctrl.alu opr1 sel
                               = ALU OPR1 PC;
  id2exe_ctrl.alu_opr2_sel = ALU OPR2 IMM;
  id2exe_ctrl.alu_cmp_opr2_sel = ALU_CMP_OPR2_REG;
  id2exe_ctrl.alu_ops
                               = ALU OPS ADD;
  id2exe_ctrl.branch_req
                               = 1'b1;
                               = {{20{instr_codeword[31]}}, instr_codeword[7],
  id2exe data.imm
                                 instr_codeword[30:25], instr_codeword[11:8], 1'b0};
  case (funct3 opcode)
                                                     // Branch equal
      3'b000 : id2exe ctrl.branch ops = BR EQ;
                                                     // Branch not equal
      3'b001 : id2exe ctrl.branch ops = BR NE;
                                                     // Branch less than
      3'b100 : id2exe ctrl.branch ops = BR LT;
      3'b101 : id2exe ctrl.branch ops = BR GE;
                                                     // Branch greater than or equal signed
```

University Of Engineering and Technology, Lahore Computer Engineering Department

Listing 6.2. Instruction decoding for Branch operation.

```
OPCODE_JALR_INST : begin
    id2exe_ctrl.rd_wb_sel
                             = RD_WB_INC_PC;
    id2exe_ctrl.alu_opr1_sel = ALU_OPR1_REG;
    id2exe_ctrl.alu_opr2_sel = ALU_OPR2_IMM;
    id2exe_ctrl.alu_ops
                            = ALU_OPS_ADD;
    id2exe ctrl.rd wr req
                             = 1'b1;
    id2exe_ctrl.jump_req
                            = 1'b1;
    id2exe data.imm
                                 {{12{instr codeword[31]}}, instr codeword[19:12],
                                  instr codeword[20], instr codeword[30:21], 1'b0};
end // OPCODE JALR INST
// JAL operation
OPCODE_JAL_INST : begin
                           = RD WB INC PC;
   id2exe_ctrl.rd_wb_sel
   id2exe_ctrl.alu_opr1_sel = ALU_OPR1_PC;
   id2exe_ctrl.alu_opr2_sel = ALU_OPR2_IMM;
   id2exe_ctrl.alu_ops
                           = ALU_OPS_ADD;
   id2exe_ctrl.rd_wr_req
                           = 1'b1;
   id2exe_ctrl.jump_req
                            = 1'b1;
                            = {{12{instr_codeword[31]}}, instr_codeword[19:12],
   id2exe_data.imm
                              instr_codeword[20], instr_codeword[30:21], 1'b0};
end // OPCODE_JAL_INST
```

Listing 6.3. Instruction decoding for Jump operation.

Branch/Jump Operation – Execute Phase

Branch instruction requires comparison between two operands. Listing 6.4 illustrates comparison based on the subtract operation which can be used to utilize different flags based on the result of the subtraction between two operations.

Listing 6.4. Comparison performed for branch operation.

University Of Engineering and Technology, Lahore Computer Engineering Department

There are different branch operations available in the RV 32I and based on the opcode of the type of branch the execution unit will use the comparison flags for checking different branch conditions. Listing 6.5 illustrates the use of comparison flags for different branch instructions.

```
// Evaluate the branch comparison result
always_comb begin
  // set comparison by default
  branch_res = 1'b0;
  case (id2exu_ctrl.branch_ops)
    BR_EQ: branch_res = ~cmp_not_zero;
    BR_NE: branch_res = cmp_not_zero;
    BR_LT: branch_res = (cmp_neg ^ cmp_overflow);
    BR_LTU: branch_res = cmp_output[`XLEN];
                                                      // Check if the carry-flag bit is set
    BR_GE: branch_res = ~(cmp_neg ^ cmp_overflow);
    BR_GEU: branch_res = ~cmp_output[`XLEN];
                                                      // Carry flag bit is cleared
    default: branch res = 1'b0;
  endcase
end
```

Listing 6.5. Comparison flags used for branch condition check.

The jump instructions write their return address to the destination register. Listing 6.6 shows that the execute stage will update the value of PC in the fetch stage when the branch instruction is executed and the branch condition is true or the jump instruction is executed.

Listing 6.6. *Feedback signals from execution to fetch stage.*