

Anish Sharma

Exp. 9

IO11
80003220045

Aim: To design 2 bit synchronous counter using
① flip-flop (MOD 4)


Apparatus: Breadboard, connecting with led board, power supply, IC 7474, IC 7486

Theory :-

A counter is a device which stores the number of times a particular event or process has occurred, often in relationship to a clock signal. Synchronous counter has one global clock which drives each flip-flop so output changes in parallel.


The one advantage of synchronous counter over asynchronous counter is, it can operate on higher frequency than asynchronous counter as it does not have cumulative delay.

Pin diagram :-




Quad 2 - Input Exclusive - OR gate :-

This device contains four independent gates each of which performs the logic exclusive - OR function.




The dual edge triggered flip-flop utilizes circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and not set inputs and also complementary Q and Q.


Circuit diagram :-



Timing diagram :-



Exact state diagram:-



Execution Table of D F/F:-

Q	Q _{next}	D
0	0	0
0	1	1
1	0	0
1	1	1

State Transition table:

Clock	Preset	State	Next State		F/F control	
	Q _A	Q _B	Q _{A+1}	Q _{B+1}	D _A	D _B
0	0	0	0	1	0	1
1	0	1	1	0	1	0
2	1	0	1	1	1	1
3	1	1	0	0	0	0

$Q_B \backslash D_A$	D_A	
	0	1
0	0	1
1	1	0

$$D_A = Q_A \oplus Q_B$$

$Q_A \rightarrow \text{MSB}$

$Q_B \rightarrow \text{LSB}$

$Q_B \backslash D_B$	D_B	
	0	1
0	1	1
1	0	0

$$D_A = \overline{Q_B}$$

Conclusion:

I have understood the concept of synchronous counter using D flip-flops.

Synchronous counter using D flip flop

