

Anish Sharma

80003220045

## Exp - 4 (LO(A))

IO11

Aim: To study even and odd parity generator and checker

Parity generator:

It is a combinational circuit that accepts  $n-1$  bit data and generates the additional bit that is to be transmitted with the bit stream. This additional bit is called parity bit.

Even parity generator

A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Odd parity generator

A	B	C	P
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


K-map for 3 bits

$\overline{A} \backslash BC$	00	01	11	10
0	0	1	0	1
1	1	0	1	0


K-map for 3 bits

$A \backslash BC$	00	01	11	10
0	1	0	1	0
1	0	1	0	0

$$\begin{aligned}
 P &= \overline{A}BC + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC \\
 &= \overline{A}(BC + B\overline{C}) + A(\overline{B}\overline{C} + BC) \\
 &= \overline{A}(B+C) + A(\overline{B}\overline{C}) \\
 P &= A \oplus B \oplus C
 \end{aligned}$$



Even-parity generator




Odd-parity generator

## # Parity Checker :-

It is a logic circuit that checks for possible errors in transmission. When it is used as an even parity checker, the number of input bits must always be even.

Even-parity checker -

A	B	C	P	C <sub>p</sub>
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0



AB \ CP	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$$= (A \oplus B) \oplus (C \oplus P)$$



# Odd-Parity Checker -

A	B	C	P	C <sub>p</sub>
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

<del>AB</del> <sup>CP</sup>	00	01	11	10
00	1	0	1	0
01	0	1	0	1
11	1	0	1	0
10	0	1	0	1

$$= (A \text{ Ex-NOR } B) \text{ Ex-NOR } (C \text{ Ex-NOR } P)$$

