


## SUBTRACTORS.

### Half Subtractor

- It has two bits/binary digits as inputs and produces two bits/binary digits as outputs
- The output bits are
  - a sum bit
  - a borrows bit

→ used for subtraction of two bits


Logical Symbol:




Truth Table:

Input		Output		Remember
A	B	Borrows	Sum	$A - B \neq B - A$
0	0	0	0	$\begin{array}{r} 0 \\ - 0 \\ \hline 0 \end{array}$
0	1	1	1	$\begin{array}{r} 0 \\ - 1 \\ \hline 1 \end{array}$
1	0	0	1	$\begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array}$
1	1	0	0	$\begin{array}{r} 1 \\ - 1 \\ \hline 0 \end{array}$

Borrow





$$\text{Borrow} = \bar{A}B + A\bar{B}$$




$$\text{Sub} = \bar{A}B + \bar{B}A = (A \oplus B)$$

$$\begin{matrix} \uparrow(B) & \uparrow(S) \\ \bar{A}B & A \oplus B \end{matrix}$$

(Same as half  
This can even be  
use exclusive OR gate




Circuit



- full Subtractor - It has three outputs (two inputs bits and one borrow bit)
- It generates two outputs a difference bit and a output borrow.

The full subtractor differs from a half subtractor as it has a borrow input

logic symbol



Truth Table

	Inputs			Outputs	
	A	B	B <sub>in</sub>	D	B <sub>out</sub>
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1


Minimize the function  
using k-map

Use k-map D

\*\* Learn.

		B Ben			
		00	01	11	10
A		0	0	1	0
		1	1	0	1

→ no groups possible

→ Check board Config  
Result

$$D = A \oplus B \oplus C$$

$$A \oplus B \oplus C$$


appears in full adder even.

Use k-map for  $B_0$ 

		B Ben			
		00	01	11	10
A		0	0	1	0
		1	0	0	1

$\bar{A}C$   
 $\bar{B}C$

$$B_0 = BC + \bar{A}C + \bar{A}B.$$



M	T	W	T	F	S	S
Page No.:						YOUVA
Date:						


108

4080

A full subtractor can be implemented using two half subtractors.

The boolean expression of half subtractor is

$$\text{Difference } (D) = A \oplus B$$



$$\text{Borrow } B_h = \bar{A}B$$



The boolean expression of full subtractor is

$$\text{Difference } (D) = A \oplus B \oplus C$$

$$\text{Borrow } = BC + \bar{A}B + \bar{A}C$$

Consider the borrow expression

$$= \bar{A}B + \bar{A}C + BC \quad (B + \bar{B} = 1)$$

$$\begin{aligned} A \rightarrow D_o &= \bar{A}B + \bar{A}C(B + \bar{B}) + BC \\ &= \bar{A}B + \bar{A}CB + \bar{A}C\bar{B} + BC \end{aligned}$$

$$= \bar{A}B(1 + C) + \bar{A}\bar{B}C + BC \quad (\because 1 + C = 1)$$

$$\text{Ennor Input Output} = \bar{A}B + \bar{A}\bar{B}C + BC$$

$$00 \quad 1 = \bar{A}B + \bar{A}\bar{B}C + BC(A + \bar{A}) \quad \because (A + \bar{A} = 1)$$

$$01 \quad 0 = \bar{A}B + \bar{A}\bar{B}C + BCA + BCA$$

$$10 \quad 0 = \bar{A}B(1 + C) + C(\bar{A}\bar{B} + AB) \quad (1 + C = 1)$$

$$11 \quad 1 = \bar{A}B + C(A \oplus B) \quad \bar{A}\bar{B} + AC = A \oplus B$$

$$= \bar{A}B + C(\bar{A} \oplus B)$$

Ennor is inverse of Ennor  
Substituting (1) and 2 in the above

$$= B_h + C$$

A

$$A \oplus A = 0$$

$$A \odot A = 1$$

$$A \oplus \bar{A} = 1$$

$$A \odot \bar{A} = 0$$

$$A \oplus 0 = A \text{ Buffer}$$

$$A \odot 0 = \bar{A} \text{ Inverter}$$

$$A \oplus 1 = \bar{A} \text{ Invertor}$$

$$A \odot 1 = A \text{ Buffer}$$

$$A \oplus A \oplus A \dots n \text{ times}$$

$$A \odot A \odot A \odot A \dots n \text{ times}$$


$$\text{if } n \text{ is even} = 0$$

$$\text{if } n \text{ is even} = 1$$

$$\text{if } n \text{ is odd} = 1$$

$$\text{if } n \text{ is odd} = 0$$

Full adder using two half adders



## ADDERS

## Binary addition

$$0 + 0 = 0$$

$$0 \cdot 0 = 0$$

$$0 + 1 = 1$$

$$0 \cdot 1 = 0$$

$$1 + 0 = 1$$

$$1 \cdot 0 = 0$$

$$1 + 1 = 10$$

$$f \cdot f = f$$

Half adder

→ It has two bid/expect

→ It has two bit/input  
and produces two bit/<sup>(2 binary digits)</sup> output

→ The output bits are (a) a sum bit  
(b) a carry bit

- ## • Logical symbols



- ## • Truth Table

Inputs		Cout	$\Sigma$	Outputs	
A	B			MSB	LSB
0	0	0	0		
0	1	0	1		
1	0	0	1		
1	1	1	0		

using min terms  
 $\Sigma = 1$  for  
 $= \bar{A}B + A\bar{B}$

and Cout = A.B.


→ Count - it is the AND of the input variables

$$C_{O_{2e}} = A \cdot B.$$

→ Sum output ( $\Sigma$ ) it is 1 only if input variables (A and B) are not equal.

$$\Sigma = A \oplus B \quad -(2)$$

- ## • Logic Diagram



half adder


Adder

Create  
Page

- Full Adder → It has two input bits and an input carry bit
- It generates a sum output and an output carry.

The full adder is different from half adder as it accepts an "input" carry.

### • Logic symbol



### • Truth Table

Input			Output			Carry
A	B	Cin	Sout	$\Sigma$		
0	0	0	0	0	0	$(0+0) \cdot 0$
0	0	1	0	1	1	$(0+0) \cdot 0$
0	1	0	0	1	1	$(0+1) \cdot 1$
0	1	1	1	0	1	$(0+1) \cdot 1$
1	0	0	0	1	1	$(0+1) \cdot 1$
1	0	1	0	1	0	$(0+1) \cdot 1$
1	1	0	1	0	1	$(0+1) \cdot 1$
1	1	1	1	1	0	$(0+1) \cdot 1$


Logic

$$\Sigma = (A \oplus B) \oplus C_{in} \quad \rightarrow ③$$



$$\text{Carry } AB + (A \oplus B) C_{in} \quad \begin{array}{l} \star \text{Imp.} \\ ④ \end{array}$$

## Logic circuit


If we need to add 3 bits the logic circuit would be



Now for the carry operation




It is observed that two half adders are connected to give me sum and add to give me output.



Full adder logic symbol

Three inputs



Two output

## Parallel Binary Adders

- When two or more full adders are connected to form parallel binary adder.
- ALU (Arithmetic Logic unit) is used for performing addition. When addition is performed by processor on two numbers simultaneously at the same time, the two numbers are called operands. The source operand is the number that is added to an existing number called the destination operand. The sum of the source operand and the destination operand is stored in an <sup>ALU</sup> register called as the accumulator. In a processor the addition of integer number or floating-point numbers using ADD or FADD instruction.

When we need to add two binary numbers a full adder is required for each bit in a number.

2 bit number needs 2 full adders

4 bit " " " 4 full adders and so on.

Eg.      |  
          | |      Carry bit from right column  
          0 |      1st

0 |

1 0 0

Carry bit from  
Second column

Becomes a sum bit

The general expression


Column 2  
↓      ↓ Column 1

A<sub>2</sub> A<sub>1</sub>


B<sub>2</sub> B<sub>1</sub>

MSB → Σ<sub>3</sub> Σ<sub>2</sub> Σ<sub>1</sub> ← LSB


## 2 bit Parallel adder (start from RHS)



## 3 bit Parallel Adder




## 4 bit Parallel Adder



$C_1, C_2, C_3 \rightarrow$  internal carries.

The carries adder are of two type in parallel adders.  
 (i) ripple carry adder  
 (ii) Carry look adder.

- Logic symbol of 4-bit parallel adder




- Truth Table for 4-bit parallel adder.

$C_{n-1}$	A	B	$C_n$	$\Sigma$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


Example 1 Determine the sum generated by the 3-bit parallel adder shown in the figure. Indicate the value when the binary numbers 101 and 011 are added.

You need to use the fundamentals.

Soln.




When the ~~sizes~~ of the binary number are 111 and 101




## → Implementation of 4 Bit Parallel Adder

- A fixed function device 74HC283 and 74LS284 are 4-bit parallel adders which have identical pin configuration
- The pin configuration is given below




### • Logic Symbol.




## Adder Expansion

- To get a 8-bit parallel adder two 4-bit parallel adders are connected in cascade.
  - Adders are expanded by cascading.
  - The input carry ( $C_0$ ) is connected to ground since there is no carry for LSB.
  - The carry of the lower order adder is connected to the carry input of the higher order adder. This is the cascading of adders.
- The figure shows the cascading of 4-bit adders to give an 8-bit adder.



Example Implement 8-bit parallel adder using 74HC283. Also indicate the output of the following 8-bit input numbers

A<sub>7</sub>A<sub>6</sub>A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub> = 10111001 and 10011110



$$\begin{array}{cccccccc}
 & A_8 & A_7 & A_6 & A_5 & A_4 & A_3 & A_2 & A_1 \\
 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\
 & B_8 & B_7 & B_6 & B_5 & B_4 & B_3 & B_2 & B_1 \\
 \hline
 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1
 \end{array}$$



M	T	W	F	S	S
Page No.				YOUVA	

A full adder can be implemented using two half adders.

The functionality of half adder is

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

The Boolean exp of full adder is

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + AC + BC$$

$$\text{Carry} = AB + AC + BC(A + \bar{A}) \quad (\because A + \bar{A} = 1)$$

$$= AB + AC + BCA + BCA$$

$$= AB(1 + C) + AC + \bar{A}BC \quad \because 1 + C = 1$$


$$= AB + AC + \bar{A}BC$$

$$= AB + AC(B + \bar{B}) + \bar{A}BC \quad \because B + \bar{B} = 1$$

$$= AB + ABC + A\bar{B}C + \bar{A}BC$$

$$= AB(1 + C) + C(\bar{A}B + A\bar{B}) \quad \because 1 + C = 1$$

$$= AB + C(A \oplus B)$$



## BCD Adder or 8421 Adder

for 0-15 in 4 bit value.

Decimal	8 4 2 1
0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0
5	0 1 0 1
6	0 1 1 0
7	0 1 1 1
8	1 0 0 0
9	1 0 0 1
10	1 0 1 0
11	1 0 1 1
12	1 1 0 0
13	1 1 0 1
14	1 1 1 0
15	1 1 1 1


BCD<sub>1</sub> + BCD<sub>2</sub>  
 + output × 9 its  
 use 0-9.  
 for > 9 to 15

invalid

To convert invalid BCD to valid value  
 we add binary 6 to it

Eg 10 10 → 10  
 + 0 1 1 0 add 6 to it  

$$\begin{array}{r} \underbrace{0 0 0 1}_{1} \underbrace{0 0 0 0}_{0} \\ + 0 1 1 0 \end{array}$$



for all invalid patterns

	$S_3$	$S_2$	$S_1$	$S_0$	$f$
10	1	0	1	0	1
11	1	0	1	1	1
12 invalid	1	1	0	0	1
13 fail	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1


we generate  
1 lessig  
le-may

$S_3 \ S_2$	$S_1 \ S_0$	00	01	11	10	
00		00				
00						
01						
11		1	1	1	1	$S_3 \ S_2$
10						$S_3 \ S_1$

$$f = S_3 S_2 + S_3 S_1$$

Chit

Logic



$$f = S_3 S_2 + S_3 S_1 -$$

$$f_1 = f + C_3.$$

If at any point of

time invalid result is obtained after adding two BCD then (6) 0110 is added by the circuit. If valid result is obtained then the circuit generates 0 output and 0000 is added to the result obtained from BA1.

The carry function needs to be taken care of so to the function of carry ( $C_3$ ) needs to be added

$$f_1 = f + C_3$$

The carry of BA1 is added to the chit ...  
The carry generated by BA2 is stored in a separate register

\* Invalid number of inputs.

$BCD$        $BCD$

16 patterns      16 patterns =  $16 \times 16$  possible inputs

10 valid patterns      10 valid patterns       $10 \times 10$  valid inputs

$$= 256 - 100 = 156 \text{ invalid inputs possible.}$$