



BSV Training


Lec_Intro

Context-setting overview: A word about Bluespec, Inc., the company. BSV's approach to raising the level of abstraction as an HDL (Hardware Design Language). Comparison with other approaches. BSV use models (modeling, design, verification, prototyping, virtual platforms, etc.). Overview of tool flow. Links to more training resources.


```

type type1 = type2;
module of _hd_conR_in[empty];
Integer nfa_depth = 16;
function Bit2Q() distrupts_pump(qstateTnd);
return (qsp);
endfunction
P2P2W(bstateT) hbound2C;
nfaDepthP2P2W(nfa_depth) fha_hbound2C(hbound2C);
P2P2W(bstateT) outbound2C;
nfaDepthP2P2W(nfa_depth) fha_outbound2C(outbound2C);
P2P2W(bstateT) subbound2C;
nfaDepthP2P2W(nfa_depth) fha_subbound2C(subbound2C);
rule exp1 (True);
bstateT h_data = hbound2C(fha);
P2P2W(bstateT) out_data =
distrupts_pump(fa_data) = 0 ? outbound2C : outbound2C;
nfaDepthP2P2W(fa_data) :
subbound2C;
endrule : exp1
endmodule : _hd_conR_in

```



www.bluespec.com



Bluespec, Inc. company overview

- Founded in 2003
- HQ and engineering in Framingham, Massachusetts; worldwide presence
- Patented technology: proven, mature, and shipping since 2005
 - Technology roots in MIT research (atomic rule synthesis) and Haskell, a modern functional programming language (for types, parameterization, static elaboration)

Customer examples




And,
many
more!

Vibrant research partnerships



BSV: based on advanced Computer Science innovations



Learning effort is comparable to other modern languages

The screenshot shows the Amazon.com website interface. At the top, it says 'Hello, Rishiyur S. Nikhil. We have recommendations for you. (Not Rishiyur?)'. Below this are links for 'Rishiyur's Amazon.com', 'Today's Deals', 'Gifts & Wish Lists', and 'Gift Cards'. The main navigation bar includes 'Shop All Departments', a search bar with 'Books' entered, and links for 'Books', 'Advanced Search', 'Browse Subjects', 'New Releases', and 'Bestsellers'. The product page for 'BSV by Example [Paperback]' by Rishiyur S. Nikhil and Kathy R. Czeck is displayed. The book cover features a yellow and black square pattern. The price is listed as '\$26.00 & this item ships for FREE with'. It is marked 'In Stock' and 'Ships from and sold by Amazon.com'. A promotional message states: 'Want it delivered Thursday, May 26? Order it in the next 11 hours and 37 minutes, and check out. Details'.

Tutorial book for self-learning, with small, fully executable examples.

(PDF version + all source codes available free from Bluespec)



BSV is in use in over 50 universities worldwide, including top-tier universities.

(See article in Xilinx Xcell Journal 3Q 2011 on remarkable projects accomplished by students in a 1-semester MIT course.)



Comparing BSV's approach to other HDLs

<i>Behavioral Semantics</i>	BSV	Synthesizable RTL (Verilog, VHDL, SystemVerilog, SystemC)	"HLS" from C/C++/Matlab
Behavior	Rules (atomic)	Synchronous circuits	Sequential programming
Interfaces	Object-oriented methods (atomic)	Wires (few TLM interfaces)	N/A (few predefined interfaces for top-level)


<i>Structural abstractions</i>	BSV	Synthesizable RTL (Verilog, VHDL, SystemVerilog, SystemC)	"HLS" from C/C++/Matlab
Architectural transparency	Strong	Strong	Weak
Type-checking	Strong	Weak/Medium	Medium
Types	Powerful user-defined types	Bits, weak user-defined types	Weak user-defined types
Parameterization	Powerful	Weak	Weak

Note: Last two columns only consider *synthesizable subsets* (e.g., not SystemC TLM). Higher-level constructs are available if you are only interested in simulation.

BSV use models

BSV is used for modeling:

- *E.g., processor architecture models in BSV include MIPS, Sparc, x86, Itanium, ARM, PowerPC, TenSilica, RISC-V, JVM, and some more*
- *All of them synthesized and running on FPGAs*
- *Many of them executing real apps and OSs (Linux, ...)*



BSV is used for verification of complex IPs:

- *E.g., transactors for PCIe Gen 3, multi-core cache-coherent processor interconnect and AXI*
- *All synthesized, and running on FPGAs*

BSV is used for complex IPs:


- *E.g., IPs in commercial mobile devices (phones/tablets) and set-top boxes, involving both high-speed datapaths and complex control*

Note: unlike BSV's broad range of use models, other high-level synthesis tools are only used for IP design, and only for signal-processing IPs (datapath, not control)

BSV tool flow: core tools

Legend:

Bluespec tools



Other Bluespec products (beyond the core tools)

(These are not covered in this training course; separate training is available)

Sēmu: desktop emulation
for modeling and verification
on off-the-shelf FPGA platforms
(with or without BSV)

- Full host-FPGA communications, and DUT multi-clock control
- Parameterized, reusable transactors
- SoC IP (e.g., AXI, AHB, UARTs, Memories, gdb, ...)
- Signal Probes
- Hot-swap co-sim (FPGA with Verilog sim)
- Portable across FPGA platforms

Synthesizable Virtual Platforms (SVPs)
(with or without BSV)

ARM9

ARM
Cortex

TenSilica

...

1,000x-100,000x speedups by running on FPGAs,
compared to simulation-based Virtual Platforms

Resources

- Language reference guide: [\\$BLUESPEC_HOME/doc/BSV/reference-guide.pdf](#)
 - Complete reference on the BSV language (syntax, semantics, all language constructs, scheduling annotations, importing C and Verilog, extensive libraries)
- Tool usage guide: [\\$BLUESPEC_HOME/doc/BSV/user-guide.pdf](#)
 - How to use BDW (Bluespec Development Workstation), how to compile and link using *bsc*, how to simulate using Bluesim and Verilog sim, how to generate and view waveforms, etc.
- Examples, lecture slides, training materials:
 - In directory: [\\$BLUESPEC_HOME/training/BSV/](#)
- BSV-by-Example book (authors: Nikhil and Czeck):
 - Around 60 examples, each focusing on one topic, with ready-to-run source code
 - Hardcopy version: purchase at Amazon.com
 - Free PDF of book: [\\$BLUESPEC_HOME/doc/BSV/bsv_by_example.pdf](#)
 - All the example code: [\\$BLUESPEC_HOME/doc/BSV/bsv_by_example_appendix.tar.gz](#)
- General questions about BSV, the tools, anything:
 - User Forums at [bluespec.com](#) (free, after registration)
 - E-mail to 'support@bluespec.com'


Lecture slide decks reading guide

The topic-based lecture slide decks in the "Reference/" directory are intended as a reference, and need not be read sequentially.

However, people learning BSV on their own for the first time may wish to read them in the following order:

- **Lec_Intro**
General intro to the Bluespec approach, and some comparisons to other Hardware Design Languages and High Level Synthesis.
- **Lec_Basic_Syntax**
Gets you familiar with the "look and feel" of BSV code.
- **Lec_Rule_Semantics, Lec_EHRs_and_RWires**
These two lectures describe BSV's concurrency semantics (based on rules and methods). This is the KEY feature distinguishing BSV from other hardware and software languages.
- **Lec_Interfaces_TLM, Lec_StmtFSM**
These two lectures describe slightly advanced constructs: more abstract interfaces, and more abstract rule-based processes.
- **Lec_Types, Lec_Typeclasses**
These two lectures describe BSV's type system, which is essentially identical to that of the Haskell functional programming language.
- **Lec_BSV_to_Verilog**
Describes how BSV is translated into Verilog by the bsc tool. Read this only if you are curious about this, or if you need to interface to other existing RTL modules.
- **Lec_Interop_RTL**
How to import Verilog/VHDL code into BSV, and how to connect BSV into existing Verilog/VHDL.
- **Lec_Interop_C**
How to import C code into BSV (for simulation only). How to export a BSV subsystem as a SystemC module (for use in a SystemC program).
- **Lec_Multiple_Clock_Domains**
How to create BSV designs that use multiple clocks or resets.

bluespec



End

```

import P2P00*;
typedef Bit[24] (outT);
module ex_hdl_csrR_hdl(empty);
  Integer nfa_depth = 16;
  function Bit[24] distribute_pump(outT out);
    return (out);
  endfunction

  P2P00(outT) in_bound;
  outT out_bnd = P2P00(nfa_depth) the_inbound(in_bnd);
  P2P00(outT) out_bnd;
  outT out_bnd = P2P00(nfa_depth) the_outbound(out_bnd);
  P2P00(outT) out_bnd;
  outT out_bnd = P2P00(nfa_depth) the_outbound(out_bnd);

  rule exp1 (True);
    outT in_data = in_bnd;
    P2P00(outT) out_data =
      distribute_pump(in_data) == 0 ? out_bnd : out_bnd;
    out_data;
  endrule;
endmodule : ex_hdl_csrR_hdl

```

