


# **BSV** Training

### Lec\_Intro

Context-setting overview: A word about Bluespec, Inc., the company. BSV's approach to raising the level of abstraction as an HDL (Hardware Design Language). Comparison with other approaches. BSV use models (modeling, design, verification, prototyping, virtual platforms, والمراوا والمراوا والمراوا والمراوا etc.). Overview of tool flow. Links to more training resources. Integer fife\_depth = 15: feration Cittle Chicagon (confirm);

Set of Light - State of Contract of Contra Trefficially safe game of the U7 safesmel : safesmelt enderstale i en fall catif ko



© Bluespec, Inc., 2013

### Bluespec, Inc. company overview

- Founded in 2003
- HQ and engineering in Framingham, Massachusetts; worldwide presence
- Patented technology: proven, mature, and shipping since 2005
  - Technology roots in MIT research (atomic rule synthesis) and Haskell, a modern functional programming language (for types, parameterization, static elaboration)

Customer examples









Large networking



And, many more!











Large microprocessor

**Vibrant** research partnerships













Over 50 universities teaching/ doing research with Bluespec!























### BSV: based on advanced Computer Science innovations





## Learning effort is comparable to other modern languages





including top-tier universities.

(See article in Xilinx Xcell Journal 3Q 2011 on remarkable projects accomplished by students in a 1-semester MIT course.)

## Comparing BSV's approach to other HDLs

Behavioral Semantics	BSV	Synthesizable RTL (Verilog, VHDL, SystemVerilog, SystemC)	"HLS" from C/C++/Matlab
Behavior	Rules (atomic)	Synchronous circuits	Sequential programming
Interfaces	Object-oriented methods (atomic)	Wires (few TLM interfaces)	N/A (few predefined interfaces for top-level)
Structural abstractions	BSV	Synthesizable RTL (Verilog, VHDL, SystemVerilog, SystemC)	"HLS" from C/C++/Matlab
Architectural transparency	Strong	Strong	Weak
Type-checking	Strong	Weak/Medium	Medium
Types	Powerful user- defined types	Bits, weak user-defined types	Weak user- defined types
Parameterization	Powerful	Weak	Weak


Note: Last two columns only consider *synthesizable subsets* (e.g., not SystemC TLM). Higher-level constructs are available if you are only interested in simulation.



### BSV use models

#### BSV is used for modeling:

- E.g., processor architecture models in BSV include MIPS, Sparc, x86, Itanium, ARM, PowerPC, TenSilica, RISC-V, JVM, and some more
- All of them synthesized and running on FPGAs
- Many of them executing real apps and OSs (Linux, ...)



#### BSV is used for verification of complex IPs:


- E.g., transactors for PCIe Gen 3, multi-core cachecoherent processor interconnect and AXI
- · All synthesized, and running on FPGAs

#### BSV is used for complex IPs:

 E.g., IPs in commercial mobile devices (phones/ tablets) and set-top boxes, involving both highspeed datapaths and complex control Note: unlike BSV's broad range of use models, other high-level synthesis tools are only used for IP design, and only for signalprocessing IPs (datapath, not control)



### BSV tool flow: core tools




## Other Bluespec products (beyond the core tools)

(These are not covered in this training course; separate training is available)

Sēmu: desktop emulation for modeling and verification on off-the-shelf FPGA platforms (with or without BSV)



- Full host-FPGA communications, and DUT multiclock control
- Parameterized, reusable transactors
- SoC IP (e.g., AXI, AHB, UARTs, Memories, gdb, ...)
- Signal Probes
- Hot-swap co-sim (FPGA with Verilog sim)
- Portable across FPGA platforms





1,000x-100,000x speedups by running on FPGAs, compared to simulation-based Virtual Platforms



### Resources

- Language reference guide: \$BLUESPEC\_HOME/doc/BSV/reference-guide.pdf
  - Complete reference on the BSV language (syntax, semantics, all language constructs, scheduling annotations, importing C and Verilog, extensive libraries
- Tool usage guide: \$BLUESPEC\_HOME/doc/BSV/user-guide.pdf
  - How to use BDW (Bluespec Development Workstation), how to compile and link using *bsc*, how to simulate using Bluesim and Verilog sim, how to generate and view waveforms, etc.
- Examples, lecture slides, training materials:
  - In directory: \$BLUESPEC\_HOME/training/BSV/
- BSV-by-Example book (authors: Nikhil and Czeck):
  - Around 60 examples, each focusing on one topic, with ready-to-run source code
  - Hardcopy version: purchase at Amazon.com
  - Free PDF of book: \$BLUESPEC\_HOME/doc/BSV/bsv\_by\_example.pdf
  - All the example code: \$BLUESPEC\_HOME/doc/BSV/bsv\_by\_example\_appendix.tar.gz
- General questions about BSV, the tools, anything:
  - User Forums at bluespec.com (free, after registration)
  - E-mail to 'support@bluespec.com'



## Lecture slide decks reading guide

The topic-based lecture slide decks in the "Reference/" directory are intended as a reference, and need not be read sequentially.

However, people learning BSV on their own for the first time may wish to read them in the following order:

- Lec\_Intro
   General intro to the Bluespec approach, and some comparisons to other Hardware Design Languages and High Level Synthesis.
- Lec\_Basic\_Syntax
   Gets you familiar with the "look and feel" of BSV code.
- Lec\_Rule\_Semantics, Lec\_EHRs\_and\_RWires
   These two lectures describe BSV's concurrency semantics (based on rules and methods). This is the KEY feature distinguishing BSV from other hardware ands of software languages.
- Lec\_Interfaces\_TLM, Lec\_StmtFSM
   These two lectures describe slightly advanced constructs: more abstract interfaces, and more abstract rule-based processes.
- Lec\_Types, Lec\_Typeclasses
   These two lectures describe BSV's type system, which is essentially identical to that of the Haskell functional programming language.
- Lec\_BSV\_to\_Verilog
   Describes how BSV is translated into Verilog by the bsc tool. Read this only if you are curious about this, or if you need to interface to other existing RTL modules.
- Lec\_Interop\_RTL
   How to import Verilog/VHDL code into BSV, and how to connect BSV into existing Verilog/VHDL.
- Lec\_Interop\_C
   How to import C code into BSV (for simulation only). How to export a BSV subsystem as a SystemC module (for use in a SystemC program).
- Lec\_Multiple\_Clock\_Domains
   How to create BSV designs that use multiple clocks or resets.





# End

typedd Eddfill (taid)

Integer (filulati) - il:

funde oc.laluati.latinati;

Integer (filulati) - il:

funde Eddfil determin\_punctions and;

refer (taid) - determini - determ

