


# **BSV** Training

Eg02: Warmup exercise; simple state machines

Introduction to "look and feel" of BSV and using Bluespec tools, with a simple example illustrating simple state machines, modules and interfaces.

Fifetilieta) tisanik mitsel (1784) Mujeti) tiu kindilisemili; prittipain apianali) tiu enterallaritanik Pifetilitain enterali) tiu enterallaritanik ritani Pifetili alkanik ritani Pifetili alkanik Retif bytis objectilist; prifetili pergene o delinita enderali;

enthrothic per hil colf. In




### Eg02a: A "Hello World" example

Ever since the classic book "The C Programming Language" by Kernighan and Ritchie in 1978, it has become customary to start with a very simple example to introduce the student to the basic "look and feel" of a language, and to get familiar with basic logistics: how programs texts are organized into files, how to compile them, execute them, and observe results. We shall do the same with BSV.

Our first BSV program just prints "Hello World!" (and a little more!) and halts.

The source code is in Example\_Programs/Eg02a\_HelloWorld/src\_BSV/Testbench.bsv





#### Compiling and running: Bluesim

Compiling, linking, and running is similar to compiling, linking and running a C/C++ program. Here, we show this using the "Bluesim" simulator.

The code can be found in: Example\_Programs/Eg02a\_HelloWorld/src\_BSV/Testbench.bsv

You can type the commands as shown below. Or, for your convenience, there is also a Makefile in the Build/ directory, and you can invoke the commands by typing 'make compile', 'make link' and 'make simulate', respectively.

\$ bsc -sim -g mkTestbench Testbench.bsv
checking package dependencies
compiling Testbench.bsv
code generation for mkTestbench starts
Elaborated module file created: mkTestbench.ba
All packages are up to date.

"bsc" is the Bluespec BSV compiler.

-sim: compile for Bluesim simulator

-g mkTestBench: top-level module

Testbench.bsv: source file

Or: \$ make compile

```
$ bsc -sim -e mkTestbench -o ./mkTestbench_bsim
Bluesim object reused: mkTestbench.{h,o}
Bluesim object created: model_mkTestbench.{h,o}
Simulation shared library created:
mkTestbench_bsim.so
Simulation executable created: ./mkTestbench_bsim
```

"bsc" is also the Bluespec BSV linker

-sim: link for Bluesim simulator

-e mkTestBench: top-level module

-o ./mkTestbench\_bsim: name of output executable file

Or: \$ make link

```
$ ./mkTestbench_bsim
Deep Thought says: Hello, World! The answer is 42.
```

./mkTestbench\_bsim: run the Bluesim executable like any executable.


Or: \$ make simulate

"Deep ...": \$display output is displayed on your screen.

NIUCSPCC

#### A "hardware" view of our example

There is not much visible hardware in this example, since all the magic is in the \$display and \$finish primitives.



- The hardware generated by bsc is a *hierarchy of module instances* (module instances nested inside module instances).
- Every module has (at least) a CLK (clock) and RST N (reset) input, and may have other inputs.
  - The environment asserts low (0, False) on RST\_N for a short period after power is initially applied to the design
  - The environment oscillates CLK between low (0, False) and high (1, True) forever
- \$display and \$finish can be thought of as primitive modules that perform their action when the ENA signal is asserted. In this example, the ENA inputs are driven with the constant True.
  - Although \$display and \$finish are just used in simulation, one could actually build hardware modules that exhibit the same behavior



# Compiling and running: Verilog simulation

Here, we show this using a Verilog simulator.

```
$ bsc -verilog -g mkTestbench Testbench.bsv
Verilog file created: mkTestbench.v
```

Or: \$ make verilog

```
-verilog: generate verilog file ("mkTestbench.v")
```

-g mkTestBench: top-level module

Testbench.bsv: source file

```
$ bsc -verilog -e mkTestbench -o mkTestbench_vsim -vsim iverilog mkTestbench.v
Verilog binary file created: mkTestbench_vsim
```

Or: \$ make v link

- -verilog: link for Verilog simulator
- -e mkTestbench: top-level module
- -o mkTestbench\_vsim: name of output executable file
- -vsim iverilog: use "iVerilog" Verilog simulator.

Alternatives: "modelsim" (Mentor), "ncverilog" (Cadence), "vcs" and "vcsi" (Synopsys), "cver" and "cvc" (Tachyon), "veriwell', "isim" (Xilinx)

```
$ ./mkTestbench_vsim
Deep Thought says: Hello, World! The answer is 42.
```

Or: \$ make v simulate

./mkTestbench\_vsim: run the Verilog simulation executable like any executable.

"Deep ...": \$display output is displayed on your screen.



#### Synthesizing for FPGA or ASIC

(We won't actually do this, for this very simple example.)

The first step is the same as for Verilog simulation: generate Verilog files:

```
% bsc -verilog -g mkTestbench Testbench.bsv
Verilog file created: mkTestbench.v
```

These Verilog files are then synthesized just like any other Verilog files using the synthesis tool of the target technology's vendor:

- ASIC: Design Compiler (Synopsys) or other vendor's RTL synthesis tool
- FPGA: Xilinx Vivado, Altera Quartus, or other vendor's RTL synthesis tool

Please consult the vendor's tools and training for details on how do to this.



#### Example variations

#### The supplied code includes three variations:

Eg02a_HelloWorld/	First version (previous slides)
Eg02b_HelloWorld/	Splits the first version into two separately compiled modules: "Testbench.bsv" and "DeepThought.bsv"
Eg02c_HelloWorld/	Adds some "state machine" functionality so that DeepThought "thinks for 7.5 million years" before yielding its answer <sup>1</sup> , while the testbench waits. This will give a first view of rule conditions and method conditions.

We will now go through Eg02b and Eg02c.

<sup>&</sup>lt;sup>1</sup>You may have recognized that we are alluding to the book *The Hitchhiker's Guide to the Galaxy* by Douglas Adams (1979). In the book, a supercomputer named Deep Thought is asked to calculate the Answer to the Ultimate Question of Life, the Universe, and Everything. After 7.5 million years, it answers: "42".



# Eg02b: Splitting into separately compiled modules

The code can be found in: Example\_Programs/Eg02b\_HelloWorld/

Eg02a_HelloWorld/	First version (previous slides)
Eg02b_HelloWorld/	Splits the first version into two separately compiled modules: "Testbench.bsv" and "DeepThought.bsv"
Eg02c_HelloWorld/	Adds some "state machine" functionality so that DeepThought "thinks for 7.5 million years" before yielding its answer <sup>1</sup> , while the testbench waits. This will give a first view of rule conditions and method conditions.



#### Eg02b: Splitting into separately compiled modules

We split our previous program into two modules, a top-level ``testbench' module that instantiates a ``design' module. We define an interface for the design module, containing one ``method'. The testbench module invokes this method in the interface to interact with the design.

```
Each file is a separate package.
                                                             package DeepThought;
The filename must be "packagename.bsv"
Here, package Testbench imports everything
                                                             // Interface declaration
defined in package DeepThought.
                                                             interface DeepThought IFC;
                                                                method ActionValue #(int) getAnswer;
                                                             endinterface
                                                             // Module definition
package Testbench;
                                                              (* synthesize *) ◆
                                                             module mkDeepThought (DeepThought IFC);
                                      Top-level module
import DeepThought :: *;
                                      creates an instance of
                                                                method ActionValue#(int) getAnswer;
                                      subordinate module
 (* synthesize *)
                                                                    return 42;
module mkTestbench (Empty);
                                                                 endmethod
                                                             endmodule
    DeepThought IFC deepThought <- mkDeepThought;</pre>
                                                             endpackage
    rule rl print answer;
     → let x <- deepThought.getAnswer;</pre>
                                                                                       "synthesize" tells bsc to
       $display ("Deep Thought says: Hello, World! The answer is %0d.", x);
                                                                                       preserve this module
       $finish:
                                                                                       boundary when
    endrule
```

**bluespec** 

generating Verilog (else it

would in-line it).

endmodule

Invoking an ActionValue method

#### Compiling and running Eg02b: Bluesim

The code can be found in: Example\_Programs/Eg02b\_HelloWorld/
It contains a Makefile and some sub-directories.

The source code is in src\_BSV/Testbench.bsv and src\_BSV/DeepThought.bsv

The remaining sub-directories are initially empty; bsc will produce files in these directories.

```
$ bsc -u -sim -simdir build_bsim -bdir build_bsim -info-dir build_bsim -keep-fires -aggressive-conditions -p .:./src_BSV:%/Prelude:%/Libraries - g mkTestbench src_BSV/Testbench.bsv checking package dependencies compiling ./src_BSV/DeepThought.bsv code generation for mkDeepThought starts

Elaborated module file created: build_bsim/mkDeepThought.ba compiling src_BSV/Testbench.bsv code generation for mkTestbench starts

Elaborated module file created: build_bsim/mkTestbench.ba

All packages are up to date.
```

Only the top-level file and module need be mentioned; bsc will follow the "import" links and recompile whatever is needed

Or: \$ make compile

```
$ bsc -e mkTestbench -sim -o ./mkTestbench_bsim -simdir build_bsim -bdir
build_bsim -info-dir build_bsim -p .:./src_BSV:%/Prelude:%/Libraries
Bluesim object created: build_bsim/mkTestbench.{h,o}
Bluesim object created: build_bsim/mkDeepThought.{h,o}
Bluesim object created: build_bsim/model_mkTestbench.{h,o}
Simulation shared library created: mkTestbench_bsim.so
Simulation executable created: ./mkTestbench_bsim
```

Code generation and linking of all the modules for Bluesim.

Or: \$ make link

```
% ./mkTestbench_bsim
Deep Thought says: Hello, World! The answer is 42.
```

Or: \$ make simulate



#### Compiling Eg02b into Verilog

Here, we show this using a Verilog simulator.

```
bsc -u -verilog -vdir verilog -bdir build v -info-dir build v -elab -
keep-fires -aggressive-conditions -no-warn-action-shadowing -p .:./
src BSV:%/Prelude:%/Libraries -g mkTestbench src BSV/Testbench.bsv
checking package dependencies
compiling ./src BSV/DeepThought.bsv
code generation for mkDeepThought starts
Verilog file created: verilog/mkDeepThought.v
                                                                  Creates separate Verilog modules (each
Elaborated module file created: build v/mkDeepThought.ba
                                                                  in its own ".v" file, for each BSV module
                                                                  that had the ``synthesize" attribute.
compiling src BSV/Testbench.bsv
code generation for mkTestbench starts
Verilog file created: verilog/mkTestbench.v
Elaborated module file created: build v/mkTestbench.ba
All packages are up to date.
Compiling for Verilog finished
```

Or: \$ make verilog

You can of course link and simulate this in a Verilog simulator, as shown earlier for Eg02a.

In practice we mostly use Bluesim simulation, because it is much faster (10x-50x) and it has exactly the same cycle behavior as the corresponding Verilog simulation.

We typically generate Verilog only when we are ready to take it through post-RTL synthesis for ASIC or FPGA



# Eg02c: Adding some "state machine" functionality

The code can be found in: Example\_Programs/Eg02c\_HelloWorld/

Eg02a_HelloWorld/	First version (previous slides)
Eg02b_HelloWorld/	Splits the first version into two separately compiled modules: "Testbench.bsv" and "DeepThought.bsv"
Eg02c_HelloWorld/	Adds some "state machine" functionality so that DeepThought "thinks for 7.5 million years" before yielding its answer <sup>1</sup> , while the testbench waits. This will give a first view of rule conditions and method conditions.



#### Eg02c: Adding some "state machine" functionality

Adds some "state machine" functionality so that DeepThought "thinks for 7.5 million years" before yielding its answer<sup>1</sup>, while the testbench waits. This will give a first view of rule conditions and method conditions.

```
module mkTestbench (Empty);
   DeepThought IFC deepThought <- mkDeepThought;</pre>
   rule rl ask;
      $display ("Asking the Ultimate Question of Life, The Universe and Everything");
      deepThought.whatIsTheAnswer;
   endrule
   rule rl print answer;
      let x <- deepThought.getAnswer; __</pre>
      $display ("Deep Thought says: Hello, World! \the answer is %0d.", x);
      $finish;
   endrule
                                                            // Interface definition
endmodule
                                                            interface DeepThought IFC;
                                                             method Action whatIsTheAnswer;
                                                             → method ActionValue #(int) getAnswer;
                                                            endinterface
   Rule "rl ask" invokes the method "whatIsTheAnswer" to
                                                            // Module definition
   start a computation in the mkDeepThought module instance.
   Some time later, rule "rl print answer" is able to invoke the
                                                            (* synthesize *)
   method "getAnswer" and print the result.
                                                            module mkDeepThought (DeepThought IFC);
                                                               ... to be shown on next slides ...
                                                            endmodule
```

# Eg02c: Adding some "state machine" functionality


```
typedef enum { IDLE, THINKING, ANSWER READY } State DT
                                                               Define a type State DT. The module will start
deriving (Eq, Bits, FShow);
                                                               in the IDLE state, move to THINKING, then to
                                                               ANSWER READY, and finally back to IDLE.
module mkDeepThought (DeepThought IFC);
                                                       Instantiate a register (variable) to hold the module state,
   Reg #(State DT) rg state dt <- mkReg (IDLE);</pre>
                                                       initialized to IDLE
   Reg #(Bit #(4)) rg half millenia <- mkReg (0); Instantiate register to count half-millenia
   let millenia = rg half millenia [3:1];
                                                                   Define some useful values
   let half millenium = rg half millenia [0];
                                                             Rule can fire whenever in THINKING state
   rule rl think (rg state dt == THINKING);
                         DeepThought: ... thinking ... (%0d", millenia);
      Swrite ("
      if (half millenium == 1) $write (".5");
                                                                         Print the passing of the millenia
      $display (" million years)");
      if (rg half millenia == 15)
                                                      If seven and a half millenia, move to ANSWER READY state
          rg state dt <= ANSWER READY;
      else
          rg half millenia <= rg half millenia + 1;
                                                              else increment half millenia
   endrule
   method Action whatIsTheAnswer if (rg state dt == IDLE);
                                                                    This method can be invoked when IDLE:
      rg state dt <= THINKING;</pre>
                                                                    then, move to THINKING state
   endmethod
   method ActionValue#(int) getAnswer if (rg state dt == ANSWER READY);
      rg state dt <= IDLE;
      rg half millenia <= 0;
                                                            This method can be invoked when ANSWER READY;
      return 42;
                                                            then, return 42 and move to IDLE state
   endmethod
endmodule
```

#### Compiling and running Eg02c: Bluesim

The code can be found in: Example Programs/Eg02c HelloWorld/

```
$ ./mkTestbench bsim
Asking the Ultimate Question of Life, The Universe and Everything
                                                                      From rule mkTestbench/rl ask
        DeepThought: ... thinking ... (0 million years)
        DeepThought: ... thinking ... (0.5 million years)
        DeepThought: ... thinking ... (1 million years)
        DeepThought: ... thinking ... (1.5 million years)
        DeepThought: ... thinking ... (2 million years)
        DeepThought: ... thinking ... (2.5 million years)
        DeepThought: ... thinking ... (3 million years)
                                                                      From repeated firings of rule
        DeepThought: ... thinking ... (3.5 million years)
                                                                      mkDeepThought/rl think
        DeepThought: ... thinking ... (4 million years)
        DeepThought: ... thinking ... (4.5 million years)
        DeepThought: ... thinking ... (5 million years)
        DeepThought: ... thinking ... (5.5 million years)
        DeepThought: ... thinking ... (6 million years)
        DeepThought: ... thinking ... (6.5 million years)
        DeepThought: ... thinking ... (7 million years)
        DeepThought: ... thinking ... (7.5 million years)
                                                                      From rule mkTestbench/rl print answer
Deep Thought says: Hello, World! The answer is 42.
```

# Hardware for Eg02c mkDeepThought



= "WILL\_FIRE" signal of a rule/method (for a method, same as ENA)

A: controls rg\_state\_dt: selects input data (mux) and whether it is updated (ENA)


B: controls rg\_half\_millenia: selects input data (mux) and whether it is updated (ENA)

C: controls \$write (ENA)

In each case its output is a simple boolean combination of its inputs



# Hardware for Eg02c mkTestbench








#### Waveforms from the circuit

```
% ./mkTestbench_bsim -V
Deep Thought says: Hello, World! The answer is 42.
```

-V: tells Bluesim simulation to dump waveforms from the circuit into "dump.vcd" file. Verilog simulators also have commands to capture VCDs. Note: you'll get the same waveform whether from Bluesim or from Verilog sim.

% gtkwave dump.vcd

Displays the waves using "gtkwave" (you can use any convenient waveform viewer).



- The first wave shows the clock signal for the circuit (CLK)
- rg state can be seen transitioning from 0 (IDLE) to 1 (THINKING) to 2 (ANSWER READY)
- CAN\_FIRE\_whatIsTheAnswer shows that the method is enabled on the first clock, and WILL\_FIRE\_RL\_rl\_ask shows that the rule fires, invoking the method
- When rg\_state is THINKING, rg\_millenia and rg\_half\_millenia can be seen counting up.
   When they reach 7 and 1, respectively, rg\_state transitions to ANSWER\_READY (last clock)
- Then, CAN\_FIRE\_getAnswer is enabled, and WILL\_FIRE\_RL\_rl\_print\_answer shows that
  the rule fires, invoking the method

#### Suggested exercises

In this and future examples, we suggest extra exercises to deepen your understanding of BSV

- In Eg02a, in rule rl\_print\_answer, exchange the two actions (\$display and \$finish). Is there any difference in behavior?
- In Eg02c, use the Makefile and build and run a Verilog simulation. Notice the "+bscvcd" flag in the
  v\_simulate action. This causes a "dump.vcd" file to be created, just like when you gave the "-V" flag
  to Bluesim. View this in a waveform viewer and check that it has the same cycle behavior as
  Bluesim.
- Examine the generated Verilog files mkTestbench.v and mkDeepThought.v (in the "verilog/" directory).
  - Look at the input and output ports, and understand how they correspond to the BSV interface DeepThought\_IFC and its methods.
  - Skim the interior of the Verilog module, and notice correspondences with the BSV source module (registers, rules, rule and method conditions, ...).
- In Eg02c, in module mkDeepThought, change the initial value of rg\_state\_dt from IDLE to THINKING and re-run the program. Change the initial value to ANSWER\_READY and re-run. Discuss the behaviors.
- In the waveforms we saw that IDLE, THINKING and ANSWER\_READY were encoded as 0, 1 and 2 respectively. Change the initial value of rg\_state\_dt from IDLE to 4, and try re-compiling. Discuss.





# End

ingent filtigit (ent)

inche of interplat its

finate litig descript, purple filtigit (ent);

finate litig descript, purple filtigit (ent);

refer (explicate) descript, purple filtigit (ent);

refer (explicate) descript, purple filtigit (ent);

refer (explicate) descript (explicate);

refer (explicate) des

