

# **BSV** Training

Eg05: Concurrent Registers (CRegs) and Greater Concurrency

Using two examples (a 2-port counter and a FIFO implementation), we see that CRegs permit greater concurrency than traditional registers.

\*\*The County of the County of t

### Prerequisites and related material

Before you study the examples here in Eg05\_Greater\_Concurrency

you should understand the concept of "concurrency of rules" in BSV as described in:

• Lecture: Lec\_Rule\_Semantics

• Example: Eg03\_Bubble\_Sort

#### The following lectures:

• Lecture: Lec\_CRegs

• Lecture: Lec\_RWires

describe CRegs in greater detail (along with the related topic of RWires)



## Eg05a: A counter with 2 concurrent ports

Each port is an ``increment method", i.e., allows the counter to incremented.

By "concurrent ports" we mean that both methods can be invoked in the same clock.



#### The interface for the counter

#### File src\_BSV/Counter2\_IFC.bsv

```
interface Counter2_IFC;
  method ActionValue #(Int #(32)) count1 (Int #(32) delta);
  method ActionValue #(Int #(32)) count2 (Int #(32) delta);
endinterface
```

- The interface has two methods count1 and count2, with identical types.
- A module implementing this interface should have an internal register representing the current count.
- When either method is invoked, the argument is used to increment the internal counter, and it returns the old value of the counter.



## 1st attempt, using ordinary registers

#### File src\_BSV/Counter2\_Reg.bsv

```
(* synthesize *)
module mkCounter2 (Counter2_IFC);

Reg #(Int #(32)) rg <- mkReg (0);

method ActionValue #(Int #(32)) count1 (Int #(32) delta);
    rg <= rg + delta;
    return rg;
endmethod

method ActionValue #(Int #(32)) count2 (Int #(32) delta);
    rg <= rg + delta;
    return rg;
endmethod

endmodule: mkCounter2</pre>
```

#### But:

- count1 and count2 both read and write the register rg
- Because of the "\_read < \_write" ordering constraint on register methods, both methods could not be invoked in the same clock
- → they could never be concurrent



#### A testbench for the counter

```
module mkTestbench (Empty);
                                                     File src BSV/Testbench.bsv
  Counter2 IFC ctr <- mkCounter2;</pre>
  Reg #(int) step <- mkReg (0);</pre>
   rule rl step;
     step <= step + 1;</pre>
      if (step == 10) $finish;
   endrule
  rule rl 1 (step <= 6);
     let delta 1 = step + 10;
     let old v 1 <- ctr.count1 (delta 1);</pre>
      $display ("%0d: rl 1: delta 1 %0d v 1 %0d", step, delta 1, old v 1);
   endrule
  rule rl 2 (step \geq= 4);
     let delta 2 = 5 - step;
     let old v 2 <- ctr.count2 (delta 2);</pre>
      $display ("%0d: rl 2: delta 2 %0d v 2 %0d", step, delta 2, old v 2);
   endrule
endmodule: mkTestbench
```

- The testbench runs for 10 steps (see rl\_step).
- rl\_1 attempts to invoke the count1 method on steps 0-6
- rl\_2 attempts to invoke the count2 method on steps 4-10
- Question: what happens on steps 4-6, when both attempt to fire?



### Build and run, using Counter2\_Reg.bsv

 In the "src\_BSV" directory, create a symbolic link from "Counter2.bsv" to Counter2\_Reg.bsv:

```
% In -s -f Counter2_Reg.bsv Counter2.bsv
```

- In the Build directory, build and run using the 'make' commands, either with Bluesim or with Verilog sim, as described earlier.
- During compilation, note that bsc produces this warning message concerning the conflict between count1 and count2:

```
Warning: "src_BSV/Testbench.bsv", line 18, column 8: (G0010)
Rule "rl_1" was treated as more urgent than "rl_2". Conflicts:
    "rl_1" cannot fire before "rl_2": calls to ctr.count1 vs. ctr.count2
    "rl_2" cannot fire before "rl_1": calls to ctr.count2 vs. ctr.count1
```



### Build and run, using Counter2\_Reg.bsv

#### Simulation output:

```
0: rl 1: delta 1 10 old v 1 0
1: rl 1: delta 1 11 old v 1 10
2: rl 1: delta 1 12 old v 1 21
3: rl 1: delta 1 13 old v 1 33
4: rl 1: delta 1 14 old v 1 46
5: rl 1: delta 1 15 old v 1 60
6: rl 1: delta 1 16 old v 1 75
                                 rl 2: delta 2 -2 old v 2 91
7:
                                 rl 2: delta_2 -3 old_v_2 89
8:
                                 rl 2: delta 2 -4 old v 2 86
 9:
                                 rl 2: delta 2 -5
                                                     old v 2 82
10:
```

Each line shows the step, the rule that fired, the argument to the method call (delta), and the returned previous value of the counter (v).

Observe that in cycles 4-6, only rl\_1 fires.

## 2<sup>nd</sup> attempt: Concurrent Registers

#### File src\_BSV/Counter2\_CReg.bsv

```
import Counter2_IFC :: *;

(* synthesize *)
module mkCounter2 (Counter2_IFC);

Reg #(Int #(32)) crg [2] <- mkCReg (2, 0);

method ActionValue #(Int #(32)) count1 (Int #(32) delta);
    crg[0] <= crg[0] + delta;
    return crg[0];
endmethod

method ActionValue #(Int #(32)) count2 (Int #(32) delta);
    crg[1] <= crg[1] + delta;
    return crg[1];
endmethod

endmodule: mkCounter2</pre>
```

- The internal register has been replaced by a CReg
- count1 uses port [0] of the CReg
- count2 uses port [1] of the CReg
- The can be invoked concurrently. If invoked concurrently:
  - the counter will be incremented by both delta arguments
  - the ``old value" returned by count2 will be the value incremented by count1



### Build and run, using Counter2\_CReg.bsv

 In the "src\_BSV" directory, create a symbolic link from "Counter2.bsv" to the Counter2\_CReg.bsv:

```
% In -s -f Counter2_CReg.bsv Counter2.bsv
```

 In the Build directory, build and run using the 'make' commands, either with Bluesim or with Verilog sim, as described earlier.


#### Simulation output:

```
0: rl 1: delta 1 10 old v 1 0
1: rl 1: delta 1 11 old v 1 10
2: rl 1: delta 1 12 old v 1 21
3: rl 1: delta 1 13 old v 1 33
4: rl 1: delta 1 14 old v 1 46
4:
                                 rl 2: delta 2 1 old v 2 60
5: rl 1: delta_1 15 old_v_1 61
                                 rl 2: delta 2 0 old v 2 76
 5:
6: rl 1: delta 1 16 old v 1 76
 6:
                                 rl 2: delta 2 -1
                                                    old v 2 92
                                 rl 2: delta 2 -2 old v 2 91
 7:
                                                    old v 2 89
                                 rl 2: delta 2 -3
 8:
                                 rl 2: delta 2 -4
                                                     old v 2 86
 9:
                                 rl 2: delta 2 -5
                                                     old v 2 82
10:
```

Both rules fire in cycles 4-6




#### Waveforms



Picture file: Waves Reg.tiff

Reg version:

CAN\_FIRE\_rl\_2 is true, but WILL\_FIRE\_rl\_2 is false as long as WILL\_FIRE\_rl\_1 is true, because of the conflict on methods count1 and count2



Picture file: Waves\_CReg.tiff

CReg version:

CAN\_FIRE\_rl\_2 is true, and WILL\_FIRE\_rl\_2 is also true even though WILL\_FIRE\_rl\_1 is true, because of there the methods count1 and count2 do not conflict.



## Suggested exercises

- What is the scheduling order of the two methods count1 and count2?
- Change the CReg port usage to get the opposite schedule for count1 and count2.
- Add a third concurrent count port to the counter.
- Add another method to the counter that is just a value method that returns its net postincrement value, taking into account that any or all of the count methods may be invoked in any clock.




### Example 2: Concurrent FIFOs

By a ``Concurrent FIFO" we mean a FIFO where the ``enq" method can be invoked concurrently (in the same clock) as the ``first/deq" methods .



### Introduction and summary

 We use a copy of Eg02a\_MicroArchs/src\_BSV/Shifter\_pipe\_elastic.bsv and Testbench.bsv as our starting point:



- For the FIFOs in the design, we replace the BSV library mkFIFOF module with our own mkMyFIFOF module (implementing a FIFO of depth 1)
- Our first attempt (MyFIFOF\_reg.bsv) will just use traditional registers, and we'll see that it does not have enough concurrency to pipeline properly
- Our second attempt (MyFIFOF\_creg.bsv) will use CRegs instead of traditional registers; these will have enough concurrency to enable proper pipelining
- Takeaway lesson: with registers and CRegs one can implement microarchitectures with any desired degree of concurrency (and therefore performance)



### 1st attempt, using ordinary registers

```
module mkMyFIFOF (FIFOF #(t))
                                        File src BSV/MyFIFOF Reg.bsv
  provisos (Bits #(t, tsz));
  Reg #(t) rg <- mkRegU; // data storage
  Reg #(Bit #(1)) rg count <- mkReg (0); // # of items in FIFO (0 or 1)
  method Bool notEmpty = (rg count == 1);
  method Bool notFull = (rg count == 0);
  method Action eng (t x) if (rg count == 0); // can eng if not full
     rq \le x;
     rg count <= 1;
  endmethod
  method t first () if (rg count == 1); // can see first if not empty
     return rg;
  endmethod
  method Action deq () if (rg count == 1); // can deq if not empty
     rg count <= 0;
  endmethod
  method Action clear;
     rg count <= 0;
  endmethod
endmodule
```

But: enq and {first, deq} could never be concurrent, with mutually exclusive conditions: rg count == 0 and rg count == 1

→ enq could never execute in the same clock as {first,deq} (it isn't really a pipeline!)

#### A testbench for the pipeline

```
module mkTestbench (Empty);
   Shifter IFC shifter <- mkShifter;</pre>
                                                      File src BSV/Testbench.bsv
  Reg \#(Bit \#(4)) rg y <- mkReg (0);
  rule rl gen (rg y < 8);
      shifter.request.put (tuple2 (8'h01, truncate (rg y))); // or rg y[2:0]
      rg y \le rg y + 1;
      $display ("%0d: Input 0x0000 0001 %0d", cur_cycle, rg_y);
   endrule
  rule rl drain;
      let z <- shifter.response.get ();</pre>
                                                   %0d: Output %8b", cur cycle, z);
      $display ("
      if (z == 8'h80) $finish ();
   endrule
endmodule: mkTestbench
```

- This is the same testbench as before (Eg04b).
- Rule rl\_gen continuously attempts to feed the pipeline with the value 8'h01 and increasing shift amounts 0,1,2,...
- Rule rl\_drain continously attempts to drain the output and displays it.
- If the shifter behaves like a proper pipeline, we should be able to feed and drain it on every cycle.



### Build and run, using MyFIFOF\_Reg.bsv

 In the "src\_BSV" directory, create a symbolic link from "MyFIFOF.bsv" to MyFIFOF\_Reg.bsv:

 In the Build directory, build and run using the 'make' commands, either with Bluesim or with Verilog sim, as described earlier.

#### Simulation output:

1: Input 0x0000_0001 0	
3: Input 0x0000 0001 1	
5: Input 0x0000_0001 2	
	5: Output 0000001
7: Input 0x0000_0001 3	
_	7: Output 00000010
9: Input 0x0000 0001 4	-
_	9: Output 00000100
11: Input 0x0000 0001 5	_
_	11: Output 00001000
13: Input 0x0000 0001 6	-
	13: Output 00010000
15: Input 0x0000 0001 7	
_	15: Output 00100000
	17: Output 01000000
	19: Output 10000000

Observe that we can feed inputs into the pipeline and drain outputs from the pipeline only on every other cycle.



## 2<sup>nd</sup> attempt, using CRegs (MyFIFOF\_creg.bsv)

```
module mkMyFIFOF (FIFOF #(t))
                                         File src BSV/MyFIFOF CReg.bsv
  provisos (Bits #(t, tsz));
  Reg #(t) crg [3] <- mkCRegU (3); // data storage
  Reg #(Bit #(1)) crg count [3] <- mkCReg (3, 0); // # of items in FIFO
  method Bool notEmpty = (crg count [0] == 1);
  method Bool notFull = (crg count [1] == 0);
  method Action enq (t x) if (crg count [1] == 0);
     crq [1] \le x;
     crg count [1] <= 1;</pre>
   endmethod
  method t first () if (crg count [0] == 1);
     return crg [0];
   endmethod
  method Action deq () if (crg count [0] == 1);
     crg count [0] <= 0;</pre>
   endmethod
   method Action clear;
     crg count [2] <= 0;</pre>
   endmethod
endmodule
```

Note: {first, deq} access CReg port [0], and enq accesses port [1].

These can run concurrently, in that order, thereby allowing pipelining.



### Build and run, using MyFIFOF\_CReg.bsv

 In the "src\_BSV" directory, create a symbolic link from "MyFIFOF.bsv" to MyFIFOF\_CReg.bsv:

 In the Build directory, build and run using the 'make' commands, either with Bluesim or with Verilog sim, as described earlier.

#### Simulation output:


1: Input 0x0000_0001 0	
2: Input 0x0000_0001 1	
3: Input 0x0000_0001 2	
4: Input 0x0000 0001 3	
_	5: Output 00000001
5: Input 0x0000_0001 4	
_	6: Output 0000010
6: Input 0x0000_0001 5	
	7: Output 00000100
7: Input 0x0000_0001 6	
_	8: Output 00001000
8: Input 0x0000 0001 7	
_	9: Output 00010000
	10: Output 00100000
	11: Output 01000000
	12: Output 10000000

Observe that we can feed inputs into the pipeline and drain outputs from the pipeline on *every* cycle.



## Waveforms: using MyFIFOF\_Reg.bsv

#### Picture file: Waves\_Reg.tiff




rl\_gen (feeding the pipeline), rl\_0, rl\_1 and rl\_2 (stages in the pipeline), and rl\_drain (draining the pipeline) all can fire and will fire only every other cycle



### Waveforms: using MyFIFOF\_CReg.bsv

#### Picture file: Waves\_CReg.tiff



rl\_gen (feeding the pipeline), rl\_0, rl\_1 and rl\_2 (stages in the pipeline), and rl\_drain (draining the pipeline) all can fire and will fire on other cycle



### Suggested exercises

- Note: the mkMyFIFOF module already exists in the BSV library, and is called mkPipelineFIFOF (see Lec\_Regs\_and\_RWires, and also Section C.2.2 in the Reference Guide).
- When you use MyFIFOF\_reg.bsv:
  - What are the scheduling constraints between the "put" and "get" methods of the shifter?
  - What is the longest combinational path in the circuit?
- When you use MyFIFOF\_creg.bsv:
  - What are the scheduling constraints between the "put" and "get" methods of the shifter?
  - What is the longest combinational path in the circuit?
- Lec\_CRegs\_and\_RWires describes another concurrent FIFOF: mkBypassFIFOF.
  - What is the behavior of the program if you use this FIFO in the Shifter instead?
  - What are the scheduling constraints between the "put" and "get" methods of the shifter?
  - What is the longest combinational path in the circuit?



#### Summary

- CRegs enable a tighter scheduling of rules into clocks, i.e., greater concurrency.
- By replacing Regs with CRegs you can fine-tune any micro-architecture to have any desired concurrency
  - With experience, one often pro-actively uses CRegs, anticipating the need for a certain level of concurrency.
- CRegs are semantically "clean" in that they will work with any schedule (if different ports are not used concurrently, it behaves like an ordinary register).





# End

typeid finifit) (militaria)

Integer file-lepit = 11:

funite Cliffy) detemple\_pum(pum(militaria);

refer file-lepit = 11:

funite list() detemple\_pum(pum(militaria);

refer file-lepit detemple\_pum(pum(militaria);

refer file-lepit detemple\_pum(pum(militaria);

refer file-lepit detemple\_pum(militaria);

refer file-lepit dete

