

Exam Review

Engr 315: Hardware / Software Codesign

Andrew Lukefahr *Indiana University*



Some material taken from EECS370 at U. of Michigan

Announcements



• P7: Due Friday.

• Exam: on Monday

• P8: After that.

Exam Details

- Main 5 sections
 - Multiple questions / section
- Some short answer
- Some fill-in-the blank/code/table

A "Cheat" Sheet is Allowed

- 2-sided
- 8.5"x11" paper
- Handwritten (not photocopied)

Major Topics

- Performance Profiling
- Data Structures

- Bus Interfaces
- MMIO
- DMA

Pipelining

Performance Profiling

• What is profiling?


Measurement of opplicar allered

• What function with should we be optimizing here? Led: opt total calls


Green: opt. runtime

How do you know?

-> bissect feth calls -> bissect overall continue



Algorithm Tuning



Data Structures

```
When is better here? list or array?
   • Inserting at the beginning? ("sf

    Accessing the element at position N (i.e. values[n])

   • Accessing elements sequentially? >> doesn't
                                         watter, about the
                                                 Sam

    What's funny about Python's lists?

                   -) wiverd hybrid st
[15ks & arrays
```

Bus Interfaces


• AXI4 "Full" vs. AXI4 Lite vs. AXI4 Stream

- What are the benefits of each?
- Where do we use them?


Full Lite Stream
complex medium simple
mmFO mmFO NOT mmFO
fast 6low fast

Eogy of MMFO?. Speed

Bus Interfaces



Popert MMFO (Lite)




• AXI4 "Full" vs. AXI4 Lite vs. AXI4 Stream

- What are the benefits of each?
- Where do we use them?

Berefits -


Fall mmFo Hish. Perl. Lite MMFO Stream

Itish complexity (owperf.



When is a transmission valid?

Transferring data on a AXI4-Stream Bus.



MMIO

```
• Define MMIO?

• What is MMIO?

• Why do we use it?
access I(0 WI traditional
(vad) + Steve instructions
```


MMIO Loads

```
• In ASM?
        mov r2, 0x40000000;
        ldr r3, [r2, 0x144];
   • In C? # define ADDR 0x400000144
uint32t x = * (Volatile uint32-t *)(ADDR)
             = + ((Uolatile uint32-t -)(0-4000001441))
```

MMIO Loads and Stores

```
• In ASM?
     mov r2, 0x40000000;
     ldr r3, [r2, 0x144];
• In C?
     uint32 t x = *(volatile uint32 t *)(0x40000144);
   * (volatile wint 32-t *) (0x40000144) = 32;
```


AXI4Lite: Load 0x1234, response: 0xabcd



Linux MMIO?

What's weird about C/MMIO with Linux?

DMA




- Define DMA?
- What's the goal of DMA?
- What steps are involved?
- tells DMA what When 20 DMA loads data from source 3) DMA sten data to a) Adjust Address 5) (oop until done @ set "done" flag (2) CPU palls for done place

DMA Control Design

```
void dma (uint32 t * from
             uint32 t * to,
             uint32 tsize
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
      reg = from[i]; //load
      to[i] = reg; //store
```

- What interfaces do you need?
- How do you start/stop DMA?
- Design a DMA state machine?

All DMA Registers



DMA Control

```
void dma (uint32 t * from,
            uint32 t * to,
             uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
      reg = from[i]; //load
      to[i] = reg; //store
```

- AXI4 Master Interface
 - Loads + Stores
- 5 MMIO registers
 - Control (Start)
 - Status (Done)
 - Source (from)
 - Destination (to)
 - size (in Bytes)

Using DMA from CPU's side:

```
void dma (uint32_t * from,
#1 10(atile mont 32-4 #)
                           uint32_t * to,
                           uint32 t size)
                         ~ (0x0408) = from;
                          ~ (Ox040C) = to
                          ~ (0,0410) = Size
                            -10\times(9400) = 1;
                      while (~ (0404) (= 0+0) 2;5
```

0x0400: Control Register 0x0404: Status Register 0x0408: Source Address

0x040C: Destination Address 0x0410: Transfer Size in Bytes

Using DMA from CPU's side:

```
0x0400: Control Register
0x0404: Status Register
0x0408: Source Address
```

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
*((volatile uint32_t**)(0x0408))=src;

*((volatile uint32_t *)(0x040C))=dest;

*((volatile uint32_t *)(0x0410))=size;

*((volatile uint32_t *)(0x0400))= 0x1; //start

//spin until copy done
while( *((volatile uint32_t *)(0x0404)) != 0x1){;}
```

DMA System Interface


Define Latency

titre for 1 operation

Define Throughput

average operations per time
(per second)
(per yelr)

Build a dependence graph for this computation



Build a FMAC timeline for this computation

Exam Review

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

