
08: AXI4 Lite

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University Test Jupiter Notebook Jupiter Notebook




Announcements

• P4: Due Next Wednesday.

• P5: Out soon.


Review: Memory-Mapped I/O




Use volatile for MMIO addresses!

```
#define SW ADDR Oxfffe
volatile uint32 t * SW REG = (uint32 t * SW ADDR);
int quit = (*SW REG);
while (!quit)
    //more code
    quit = (*SW REG);
```

The System Bus




Tri-State Buffer




The push-button

(if Addr=0x04 read 0 or 1 depending on button)



The LED (1 bit reg written by LSB of address 0x05)




Let's write a simple C program to turn the LED on if button is pressed.

Peripheral Details

```
0x04: Push Button - Read-Only
Pushed -> 1
Not Pushed -> 0
0x05: LED Driver - Write-Only
On -> 1
St

Off -> 0
```







In ASM:

```
mov r0, #0x4 % PB
mov r1, #0x5 % LED
loop: ldr r2, [r0, #0]
str r2 [r1, #0]
b loop
```

Let's write a simple C program to turn the LED on if button is pressed.

Peripheral Details

```
Ox04: Push Button - Read-Only
  Pushed -> 1
  Not Pushed -> 0
Ox05: LED Driver - Write-Only
  On -> 1
  Off -> 0
```

```
# define PB 0x4
# define LED 0x5
int main (){
int value; (r12)
         for (;;) }
                  value = + ((ouint32t +) (PB));
+ (fuint32-t +) (LED)) = value;
                         Volatila
                                                            11
```

ARM AXI Bus


• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

ARM AXI Bus

• "Advanced eXtensible Interface" Bus Version 4, "AXI4"


- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped
 - P3 secretly uses this

Why AXI4 Lite?





Xilinx AXI Reference Guide:


"AXI4-Lite is a light-weight, single transaction memory mapped interface. It has a small logic footprint and is a simple interface to work with both in design and usage."



MEM







AXI4 Handshaking







Figure A3-2 VALID before READY handshake

AXI4 Lite Read Transaction



What if?





What is RRESP?

Table A3-4 RRESP and BRESP encoding


RRESP[1:0] BRESP[1:0]	Response	
0b00	OKAY	_
0b01	EXOKAY	
0b10	SLVERR	
0b11	DECERR	
	-	


Mostly used to send error codes back to CPU


We'll always just use 0b00


Load 0x1234, response: 0xabcd

assum ARESETN=









Q: How do you send a 1-byte (8-bit) value on a 32-bit bus?

•A: WSTB: Write Strobe

What is WSTRB?


The WSTRB[n:0] signals when HIGH, specify the byte lanes of the data bus that contain valid information. There is one write strobe for each eight bits of the write data bus, therefore WSTRB[n] corresponds to WDATA[(8n)+7: (8n)]

Just like TKEEP of AXI-Stream

What is WSTRB here?

31	24	23	16	15	8	7	0		
						D	[7:0]	1st trans	fer
				D[′	15:8]			2nd trans	sfer
		D[2	3:16]					3rd transfer	
D[31:2	4]							4th trans	fer
						D	[7:0]	5th transfer	
WDATĂ[31:0]							C1.x	\ <u>\</u>	futu

Figure A3-8 Narrow transfer example with 8-bit transfers



BRESP is just like RRESP

Table A3-4 RRESP and BRESP encoding

RRESP[1:0] BRESP[1:0]	Response
0b00	OKAY
0b01	EXOKAY
0b10	SLVERR
0b11	DECERR


 Mostly used to send error codes back to CPU

We'll always just use 0b00

Writing Oxdeadbeef to 0x1234

ACLK					
AWADDR:					
AWVALID:					
AWREADY:					
WDATA:					
WSTRB:					
WVALID:					
WREADY:					
BRESP:					
BVALID :					
BREADY:					

Writing Oxface to 0x1234




ARM AXI Bus

• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped

How long does a read(load) take?



High-Performance Bus Ideas

Make single transaction faster

AXI Handshake Speedup




Figure A3-2 VALID before READY handshake





Figure A3-3 READY before VALID handshake

- Both are valid
- Right is faster

What can we do to make this faster?



High-Performance Bus Ideas

Make single transaction faster

Overlap multiple transactions

Next Time

• High-Performance Busses

References

- https://www.youtube.com/watch?v=okiTzvihHRA
- https://web.eecs.umich.edu/~prabal/teaching/eec
 s373/
- https://en.wikipedia.org/wiki/File:Computer syste
 m bus.svg
- https://www.realdigital.org/doc/a9fee931f7a1724
 23e1ba73f66ca4081

AMBA® AXI™ and ACE™ ProtocolSpecification

08: AXI4 Lite

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

