
P3-> IPYNB Messed up!

07: MMIO Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*



Announcements

Office Hours – Times Unchanged

- P3:
 - Need a Pynq
 - Groups of 2 allowed Due Friday

• P4: Out soon...


Ilang messeg ub?



- Algorithmic complexity
- Removing redundant computation
- Multithreading
- Multiprocessing*
- Python/C/Asm Interfacing
- Map to Hardware



Review: Memory-Mapped I/O




MMIO Store from ASM (ARM)


```
040
  mov r0,
  mov r1, 0x100
                              Oxff
  str r0, [r1]
                             0<100
Store 0x1 to mem [0x100]
                             OXIPC
```

MMIO Store from C


```
#define LED_ADDR 0x100 pointer
uint32_t * LED_REG = (uint32 t *) (LED_ADDR);

(*LED_REG) = 0x1;
```






Review: Memory-Mapped I/O



MMIO Load from ASM (ARM)




MMIO Load from C

```
#define SW_ADDR 0x1ff%
uint32_t * SW_REG = (uint32_t *)(SW_ADDR);
int y = (*SW_REG);
```

Memory-Mapped I/O

- I/O devices pretend to be memory
- Devices accessed with native CPU load/store instructions



Question: What happens here?

```
int y = 0;
int quit = y;
                               infinite loop
while(!quit)
```

Problem: The compiler is "helping". (-O3 edition)

```
int y = 0;
int quit = y;
while (!quit)
     //more code
    quit = y;
```

Problem: The compiler is "helping". (-O3 edition)

```
int y = 0;
int quit = y;
while(!quit)
     //more code
     quit = y;
```

```
int y = 0;
while (1
     //more code (
```

Problem: Does quit ever change here? Do I need to recompute (!quit)? (-O3 edition)

```
int y = 0;
int quit = y;
while(!quit)
    //your code
    quit = y; //What if y is a switch?
```

This code is bad. 😊

```
int y = 0;
int quit = y;
while(!quit)
    //your code
    quit =y ;
```

What about now?

```
int y = 0;
uint32 t * SW REG = \&y;
int quit = (*SW REG);
while (!quit)
    //your code
    quit = (*SW REG);
```

What about now?

```
#define SW ADDR
int quit = (*SW_REG);
```

Use volatile for MMIO addresses!

```
#define SW ADDR Oxfffe
volatile uint32 t * SW REG = (uint32 t * SW ADDR);
int quit = (*SW REG);
while (!quit)
    //more code
    quit = (*SW REG);
```

volatile Variables

• volatile keyword tells compiler that the memory value is subject to change randomly.

 Use volatile for all MMIO memory. The values change randomly!

Use volatile for all MMIO memory.

Use volatile for all MMIO memory.

(hint. PU)

Demo Time

What do the CPU and Memory need to communicate?

CPU->Mem

Mem->CPU

Loads

A 20 1495


Value

Stores

1000 ess

(0K)

The System Bus



Bus terminology review


- A "transaction" occurs between an "<u>initiator</u>" and "<u>target</u>"
- Any device capable of being an initiator is said to be a "<u>bus master</u>"
 - In many cases there is only one bus master (<u>single</u> <u>master</u> vs. <u>multi-master</u>).


 A device that can only be a target is said to be a "slave device".



Transaction Steps

CPU wants to load data from Memory





Hypothetical Bus Example

Characteristics

- Asynchronous (no clock) hay, why no?
- One Initiator and One Target

Signals

- Addr[7:0], Data[7:0], CMD, REQ#, ACK#
 - CMD=0 is read, CMD=1 is write.
 - REQ# low means initiator is requesting something.
 - ACK# low means target is acknowledging the job is done.

Read transaction


Initiator wants to read location 0x24

CMD=0 is read, CMD=1 is write. REQ# low means initiator is requesting. ACK# low means target is acknowledging.

I: Addr[7:0]	
I: CMD	
T: Data[7:0]	
I: REQ#	
T: ACK#	

Read transaction

Initiator wants to read location 0x24



A read transaction

Say initiator wants to read location 0x24

- A. Initiator sets Addr=0x24, CMD=0
- B. Initiator then sets REQ# to low
- C. Target sees read request
- D. Target drives data onto data bus
- E. Target then sets ACK# to low
- F. Initiator grabs the data from the data bus
- G. Initiator sets REQ# to high, stops driving Addr and CMD
- H. Target stops driving data, sets ACK# to high terminating the transaction
- I. Bus is seen to be idle

Write transaction

REQ# low means initiator is requesting.

ACK# low means target is acknowledging.

CMD=0 is read, CMD=1 is write.

Initiator wants to write 0x56 to location 0x24

I: Addr[7:0]	
I: CMD	
I: Data[7:0]	
I: REQ#	
T: ACK#	

Can MMIO behave as memory?

Example peripherals

```
Ox04: Push Button - Read-Only
Pushed -> 1
Not Pushed -> 0

Ox05: LED Driver - Write-Only
On -> 1
Off -> 0
```

Tri-State Buffer

- Drives output when enabled
- Otherwise does not drive output (high-impedance)

The push-button


(if Addr=0x04 read 0 or 1 depending on button)

Addr[7] Addr[6] ACK# Addr[5] Addr[4] Addr[3] Addr[2] Addr[1] Addr[0] REQ# **CMD** Data[7] Data[6] Data[5] Data[4] Data[3] Data[2] Data[1] Data[0]

What about CMD?

Button (0 or 1)


The push-button (if Addr=0x04 write 0 or 1 depending on button)



The LED (1 bit reg written by LSB of address 0x05)

```
Addr[7]
Addr[6]
Addr[5]
                                                                  ACK#
Addr[4]
Addr[3]
Addr[2]
Addr[1]
Addr[0]
REQ#
                                                                 LED
 CMD
DATA[7]
DATA[6]
DATA[5]
DATA[4]
DATA[3]
DATA[2]
DATA[1]
DATA[0]
```

The LED (1 bit reg written by LSB of address 0x05)



Let's write a simple C program to turn the LED on if button is pressed.

Peripheral Details

```
ipheral Details

Ox04: Push Button - Read-Only
Pushed -> 1
Not Pushed -> 0

Ox05: LED Driver - Write-Only
On -> 1
Off -> 0
                                                Store the 7
value in memory
to the toy
cointed to (0+5)
```

Let's write a simple C program to turn the LED on if button is pressed. Ox 04 H Jefine PB 0x 04 eral Details H Jefine LED, 0x 05

Peripheral Details

```
0x04: Push Button - Read-Only
  Pushed -> 1
  Not Pushed -> 0
0x05: LED Driver - Write-Only
  On -> 1
  Off -> 0
```

```
int main() }
register int val;
               for (j) }

Val = *(volatility 32 t **) (PB);

*(unt 32 t*)(LED) = Val;
                                              51
```

In ASM:


```
mov r0, #0x4 % PB
mov r1, #0x5 % LED
loop: ldr r2, [r0, #0]
str r2 [r1, #0]
b loop
```

ARM AXI Bus

• "Advanced eXtensible Interface" Bus Version 4, "AXI4"


- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped

Why AXI4 Lite?





Xilinx AXI Reference Guide:


"AXI4-Lite is a light-weight, single transaction memory mapped interface. It has a small logic footprint and is a simple interface to work with both in design and usage."



MEM







AXI4 Handshaking





Figure A3-2 VALID before READY handshake

AXI4 Lite Read Transaction



References

- https://www.youtube.com/watch?v=okiTzvihHRA
- https://web.eecs.umich.edu/~prabal/teaching/eec
 s373/
- https://en.wikipedia.org/wiki/File:Computer syste
 m bus.svg
- https://www.realdigital.org/doc/a9fee931f7a1724
 23e1ba73f66ca4081

07: MMIO Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

