


# 13: Real DMA

Engr 315: Hardware / Software Codesign  
Andrew Lukefahr  
*Indiana University*



# Announcements

- P4 is out
  - Expect some revisions
  - Bitstream / hwh files added
  - Password: 'iuxilinx'
- P5 is out

# DMA: Direct Memory Access

- A mini-CPU that does copy for you:

```
void copy (uint32_t * from,
           uint32_t * to,
           uint32_t size)
{
    register uint32_t reg;

    for (int i = 0; i < size; ++i){

        reg = *from;

        to[i] = reg;
    }
}
```

# Using DMA from C:

```
int main () {  
  
    dma_start_copy (camera, buf1, BUF_SIZE);  
    dma_wait_for_done();  
  
    while (true){  
        dma_start_copy (camera, buf2, BUF_SIZE);  
        detect_face(buf1);  
        dma_wait_for_done();  
  
        dma_start_copy (camera, buf1, BUF_SIZE);  
        detect_face(buf2);  
        dma_wait_for_done();  
    }  
}
```

CPU0

—

empt  
Buf0

empty  
Buf1

buf0

CPU1

full  
Buf0

Buf1

full  
Buf0

buf1


↑  
overlap  
(parallelism)

~~time~~  
time

~~double~~  
~~buffering~~

double  
buffering

# DMA has 2 Memory Interfaces



- Interface 1: Memory Copy
  - Data Interface
  - Fast
  - Master
- Interface 2: Tell DMA what to copy
  - Control Interface
  - Slower
  - Slave

# DMA V1.0 Interface

- 0x0400: Control Register (Start)
- 0x0404: Status Register (Done)
- 0x0408: Source Address
- 0x040C: Destination Address
- 0x0410: Transfer Size in Bytes

# All MMIO Registers

CPU Store  
Order

Control - 0x0400 <i>R/W</i>	31-1 Reserved	0 Start
Status - 0x0404 <i>RO</i>	31-1 Reserved	0 Done
Source - 0x0408 <i>R/W</i>	31-0 DMA Source Address	
Destination - 0x040C <i>R/W</i>	31-1 DMA Destination Address	
Size - 0x0410 <i>R/W</i>	31-16 Reserved	15-0 DMA Transfer Size (in Bytes)

4

1-3

1-3

1-3



# Using DMA from the CPU:

0x0400: Control Register  
0x0404: Status Register  
0x0408: Source Address  
0x040C: Destination Address  
0x0410: Transfer Size in Bytes

```
void dma_copy ( uint32_t * src,
                uint32_t * dest,
                uint32_t size) {

    *((volatile uint32_t *) (0x0408))=src;
    *((volatile uint32_t *) (0x040C))=dest;
    *((volatile uint32_t *) (0x0410))=size;
    *((volatile uint32_t *) (0x0400))= 0x1; //start

    //spin until copy done
    while( *((volatile uint32_t *) (0x0404)) != 0x1) {;}
}
```

# Using DMA from the CPU:

0x0400: Control Register  
0x0404: Status Register  
0x0408: Source Address  
0x040C: Destination Address  
0x0410: Transfer Size in Bytes

```
void dma_start_copy (    uint32_t * src,
                        uint32_t * dest,
                        uint32_t size){

    *((volatile uint32_t *) (0x0408))=src;
    *((volatile uint32_t *) (0x040C))=dest;
    *((volatile uint32_t *) (0x0410))=size;
    *((volatile uint32_t *) (0x0400))= 0x1; //start
}

void dma_wait_for_done(){
    //spin until copy done?
    while( *((uint32_t) (0x0404)) != 0x1){;}
}
```

volatile keyword omitted!

C → "ternary operator"  $x = (\text{cond} ? \text{valueTrue} : \text{valueFalse})$

## Other DMA tweaks


```
void dma_start_copy (uint32_t * from,  
                    uint32_t * to,  
                    uint32_t size,  
                    uint32_t inc_from, uint32_t inc_to)  
{  
    register uint32_t reg;  
  
    for (int i = 0; i < size; ++i){  
        reg = (inc_from ? *from[i] : *from);  
  
        if (inc_to) to[i] = reg;  
        else      to = reg;  
    }  
}
```

if (cond)  
 x = valueTrue;  
else  
 x = valueFalse;

ⓓ

$x = (\text{cond} ? \text{valueTrue} : \text{valueFalse});$

# DMA in Xilinx



# Xilinx terminology:

- Central Direct Memory Access : CMDA
  - Standard DMA
- Direct Memory Access (DMA)
  - Programmable DMA!

# Real DMA

## Register Address Map


Table 2-6: AXI CDMA Register Summary

Address Space Offset <sup>(1)</sup>	Name	Description
00h	CDMACR	CDMA Control
04h	CDMASR	CDMA Status
08h	CURDESC_PNTR	Current Descriptor Pointer
0Ch <sup>(2)</sup>	CURDESC_PNTR_MSB	Current Descriptor Pointer. MSB 32 bits. Applicable only when the address space is greater than 32.
10h	TAILDESC_PNTR	Tail Descriptor Pointer
14h <sup>(2)</sup>	TAILDESC_PNTR_MSB	Tail Descriptor Pointer. MSB 32 bits. Applicable only when the address space is greater than 32.
18h	SA	Source Address
1Ch <sup>(2)</sup>	SA_MSB	Source Address. MSB 32 bits. Applicable only when the address space is greater than 32.
20h	DA	Destination Address
24h <sup>(2)</sup>	DA_MSB	Destination Address. MSB 32 bits. Applicable only when the address space is greater than 32.
28h	BTT	Bytes to Transfer

## Register Details


### **CDMACR** (CDMA Control – Offset 00h)

This register provides software application control of the AXI CDMA.



## ***CDMASR (CDMA Status – Offset 04h)***

This register provides status for the AXI CDMA.



X13283



## Programming Sequence


Simple DMA mode is the basic mode of operation for the CDMA when Scatter Gather is excluded. In this mode, the CDMA executes one programmed DMA command and then stops. This requires the CDMA registers to be set up by an external AXI4 Master for each DMA operation required.

These basic steps describe how to set up and initiate a CDMA transfer in simple operation mode.


0: Enable CDMACR\_ENABLE = 1

1. Verify CDMASR.IDLE = 1.
2. Program the CDMACR.IOC\_IrqEn bit to the desired state for interrupt generation on transfer completion. Also set the error interrupt enable (CDMACR.ERR\_IrqEn), if so desired.
3. Write the desired transfer source address to the Source Address (SA) register. The transfer data at the source address must be valid and ready for transfer. If the address space selected is more than 32, write the SA\_MSB register also.
4. Write the desired transfer destination address to the Destination Address (DA) register. If the address space selected is more than 32, then write the DA\_MSB register also.
5. Write the number of bytes to transfer to the CDMA Bytes to Transfer (BTT) register. Up to 8,388,607 bytes can be specified for a single transfer (unless DataMover Lite is being used). Writing to the BTT register also starts the transfer.
6. Either poll the CDMASR.IDLE bit for assertion (CDMASR.IDLE = 1) or wait for the CDMA to generate an output interrupt (assumes CDMACR.IOC\_IrqEn = 1).
7. If interrupt based, determine the interrupt source (transfer completed or an error has occurred).
8. Clear the CDMASR.IOC\_Irq bit by writing a 1 to the DMASR.IOC\_Irq bit position.
9. Ready for another transfer. Go back to step 1.


# DMA copy by load + <sup>compute +</sup> store




With FPGAs, DMAs can copy with  
load + **compute** + store!




Xilinx DMAs allow you to  
**program** what the DMA does




# Xilinx Programmable DMA




# Can we make this into a regular DMA?



# DMA that flips all the bits in the copy




# DMA that flips all the bits in the copy



Make common case fast  
Uncommon case correct




We don't need the write portion.



Load:  
Yes

No  
Store!

With FPGAs, DMAs can copy with  
load + Popcount ~~+ store~~!



# 13: Real DMA

Engr 315: Hardware / Software Codesign  
Andrew Lukefahr  
*Indiana University*

