11: Multi-Master Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*



Announcements

- P3 is due Wednesday
- P4 is out.
 - Expect some revisions
 - Use P3 bitstream / hwh files
- P5 is out.

Exam Planning


3/15	Tuesday	_	SPRING BREAK	
3/17	Thursday	-	SPRING BREAK	P7 Dot (V)
31/2/2	Tuesday	<u>\17</u> \\\	Aevitew \	
3/24	Thursday	18	Exam Review	P7 Dot (V)
3/29	Tuesday	19	Linux Kernett Exam	
3/31	Thursday	20	Linux Kernel II	PX Accel Dot (V)
4/05	Tuesday	01	Linux Varnal III	

if objections.


please let me know by Tues

please let me


Machine Model, V3: MMUs




OS (Linux) mains full Virtual->Physical Mappings



/dev/uio





```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr_base == MAP_FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000)
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr base == MAP FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000){
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
    // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
       MAP_SHARED, dev_mem_fd, 0x0);
Urov 0000 wldifferent name
    if (vaddr_base == MAP_FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000)
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr base == MAP FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32_t * ema_reg = (uint32_t*) vaddr_base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000){
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr base == MAP FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000)
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store to 0x4000 0000
    tmp = *ema reg; //mmio load from 0x4000 0000
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```


Complete EMA

```
#include <fcntl.h>
#include <stdlib.h>
#include <stdint.h>
#include <stdio.h>
#include <svs/mman.h>
#include <unistd.h>
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev mem fd < 0) { perror("open() /dev/uio0"); return 1; }
    // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
            MAP SHARED, dev mem fd, 0x0);
    if (vaddr_base == MAP_FAILED) { perror("mmap()"); return 1; }
```


```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
   uint32 t tmp;
   for (int i = 1000; i < 6000; i +=1000){
        printf ("Sending in: %d\n", i);
        *ema reg = i; //mmio store
        tmp = *ema reg; //mmio load
        printf("Receiving: %d\n", tmp);
   if (munmap(vaddr_base, 1024) != 0) { perror("munmap()"); }
   if (close(dev mem fd) != 0) { perror("close()"); }
    dev mem fd = -1;
   return 0:
```

Demo Time


Which are AXI4 "Masters"?




Multiple Masters



Multi-Master Buses



An Arbitrator selects who gets to use the bus




Arbitration Options

Highest-Priority First

• Round Robin

Highest-Priority First



• Priority Fixed. Highest priority requester always wins.


• Rules:


• If CPU0 requests bus, CPU0 gets bus

• Else if CPU0 does **not** request and CPU1 requests, CPU1 gets bus

• Else bus idle


Highest Priority First






Highest Priority First





Arbitrator Circuit?

• Priority updates every cycle. Everyone get's equal access to highest priority



Higher Priority CPU1

CPUO

CPU1

CPU0

CPU1

CPU0

CPU0

O CP

CPU0

CPU1

CPU0


CPU1

Request

Time


Access

CPU0 CPU0 CPU0 Higher **Priority CPU0** Request Access



Other Arbitration ideas?

An Arbitrator selects who gets to use the bus




• What happens if both request a transaction at the same time?

• Arbitration:

- Fixed-Priority
- Round Robin
- Many more...

Q: How do I move data between the Camera and Memory?



A: The CPU copies data from Camera to Memory


```
#define CAMERA MMIO ADDR 0x40000004
volatile uint32 t * camera =
        (uint32 t *) (CAMERA MMIO ADDR);
#define BUF SIZE 1024;
uint32 t buf[BUF SIZE];
int main () {
   //...
   while (true) {
       copy image(camera, buf, BUF SIZE);
       detect face(buf);
```

A: The CPU copies data from Camera to Memory

```
#define CAMERA_MMIO_ADDR 0x40000004
volatile uint32 t \star camera =
        (uint32 t *) (CAMERA MMIO ADDR);
#define BUF SIZE 1024;
uint32 t buf[BUF_SIZE];
int main () {
   while (true) {
       copy image(camera, buf, BUF SIZE);
       detect face(buf);
```

```
void copy image (uint32 t * from,
              uint32 t * to,
              uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
    reg = *from;
    (i) to [i] = reg;
```

What bus transactions result?



What else can the CPU do while copying data?

What else can the CPU do while copying data?

- CPU can do 1B instructions/second. (1GHz)
- 4 Instructions per loop
 - 1 load, 1 store, 1 increment, 1 branch
- 250M copies/second

4K Video: 1697 Mbps* = 212 MB / second

~85% CPU utilization for Copy!

What about Ethernet?

- CPU can do 1B instructions/second. (1GHz)
- 4 Instructions per loop
 - 1 load, 1 store, 1 increment, 1 branch
- 250M copies/second
- 1Gbps Ethernet:
- 1 Gbps Receive + 1Gbps Transmit = 2 Gbps
- 2Gbps = 250MB/second
- Nothing. ~100% of CPU required?

What if we do the copy on CPU1?

```
int main () {
    while (true) {
        ask_cpu1_to_copy_image(camera, buf, BUF_SIZE);
        detect_face(buf);
    }
}
```

What if we do the copy on CPU1?

```
Int main () {
buf 1, buf 2
      ask_cpu1_to_copy_image(camera, buf, BUF_SIZE); (wait (), c bufl detect_face(buf);
      while (true) {
```

CPUD Bufl overlap Leonallelism)

double

Copy on CPU1, Version 2.

```
int main () {
   ask_cpu1_to_copy_image(camera, buf1, BUF_SIZE);
  wait for cpul done();
   while (true) {
       ask_cpu1_to_copy_image(camera, buf2, BUF_SIZE);
       detect_face(buf1);
       wait_for_cpul_done();
       ask cpul to copy image(camera, buf1, BUF SIZE);
       detect_ face(buf2);
       wait for cpul done();
```

CPUD wait face-detect face-detect buf!

CPUI Fill buf!

CPUI buf!

CPUI buf!

Why are we wasting an entire CPU for this?

```
void copy image (uint32 t * from,
               uint32 t * to,
               uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
       req = *from;
       to[i] = reg;
```

DMA: Direct Memory Access

A mini-CPU that does copy for you:

DMA

```
int main () {
   dma_copy_image(camera, buf1, BUF_SIZE);
   wait for dma done();
   while (true) {
       dma_copy_image(camera, buf2, BUF_SIZE);
       detect face(buf1);
       wait_for_dma_done();
       dma_copy_image(camera, buf1, BUF_SIZE);
       detect_face(buf2);
       wait_for_dma_done();
```

Next Time:

Unt Linux-s Python Windows Vivado

Direct Memory Access

References

- Zynq Book, Chapter 19 "AXI Interfacing"
- Practical Introduction to Hardware/Software Codesign
 - Chapter 10
- AMBA AXI Protocol v1.0
 - http://mazsola.iit.uni-miskolc.hu/~drdani/docs_arm/AMBAaxi.pdf
- https://lauri.võsandi.com/hdl/zynq/axi-stream.html

11: Multi-Master Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*

