


# Exam Review

Engr 315: Hardware / Software Codesign

Andrew Lukefahr

*Indiana University*



Some material taken from EECS370 at U. of Michigan

# Announcements

- P6: Due ~~Friday~~ *next Friday*
- P7: After ~~Exam~~ *P6*
- Exam Next Tuesday  
↑

# Exam Details

- Main 5 sections
  - Multiple questions / section
- Some short answer
- Some fill-in-the blank/code/table

# A “Cheat” Sheet is Allowed

- ~~1-sided~~ 2 sided
- 8.5”x11” paper
- Handwritten (not photocopied)

# Major Topics

- Performance Profiling
- Data Structures
- Bus Interfaces
- MMIO
- DMA

# Performance Profiling

- What is profiling?


measuring where your code spends its time?

- What function should we be optimizing here?


- How do you know?

A) a higher overall runtime percent

B) high number of fctn calls



Low choice  
1st choice



# Performance Profiling

```
def computeTheta(self, x,y, x_centre, y_centre):  
    return math.atan2(x-x_centre, y-y_centre)
```

```
def sortedInsert(self, theList, x, y, x_centre, y_centre):
```

```
    for index, value in enumerate(theList):
```

```
        oldTheta = self.computeTheta(value[0],value[1].x_centre,y_centre)
```

```
        newTheta = self.computeTheta(x,y, x_centre, y_centre)
```

```
        if oldTheta > newTheta:
```

```
            theList.insert(index, (x,y))
```

```
        return theList
```

```
theList.append((x,y))
```

```
return theList
```

value[i]

compute Theta ( ~ )

# Performance Profiling

- What were some other methods of improving performance?


Skipped  
for this year  
(not on test)






# Data Structures

- When is better here? list or array?
  - Inserting at the beginning? → list
  - Accessing the element at position N (i.e. values[n]) → Array
  - Accessing elements sequentially? *about the same*



- What's funny about Python's lists?



# Bus Interfaces

- AXI4 “Full” vs. AXI4 Lite vs. AXI4 Stream
- How are they different?
- Where do we use them? ←

P1 Circles  
None

P2 EMA  
Stream

P3 Popcount  
Lite


P5 Popcount DMA  
Stream / Full

Stream  
Lite  
Full


non-MMIO  
MMIO  
MMIO

Simpler  
Medium  
Complex


high perf.  
low perf  
high perf



# Transferring data on a AXI4-Stream Bus.



# Transferring data on a AXI4-Stream Bus.



# MMIO

- Define MMIO?
- What is MMIO? →
- Why do we use it?

treat hardware block as  
so CPU can read/write  
to HW as memory.

# MMIO Loads


- In ASM?

```
mov r2, 0x40000000 ;  
ldr r3, [r2, 0x144];
```

- In C?

$\text{uint32_t } x = \text{*(volatile uint32_t *)}(0x40000000);$

# AXI4Lite: Load 0x1234, response: 0xabcd





# Linux MMIO?


- What's weird about MMIO with Linux? */c?*

*Virtual Memory*

# Virtual Memory


- Linux/Hardware “translates” CPU’s memory addresses into real memory addresses.
- CPU: virtual address      vaddr
- Memory: physical address      paddr

# Multiple Masters



- What happens if both CPUs request a transaction at the same time?

# An **Arbitrator** selects who gets to use the bus




- What happens if both request a transaction at the same time?

- **Arbitration**: Pick a winner!

- What Arbitration scheme to use?

*Round Robin:*  
*Highest Priority First.*

# DMA



- Define DMA?
- What's the goal of DMA?

*copy + paste*

*Slave: MMIO  
→ where to load/store*

*Master: Start copy + paste on peripherals/mem*

# DMA Control Design

```
void dma (uint32_t * from,  
          uint32_t * to,  
          uint32_t size)  
{  
    register uint32_t reg;  
  
    for (int i = 0; i < size; ++i){  
  
        reg = from[i]; //load  
  
        to[i] = reg; //store  
    }  
}
```

# DMA Control Design

```
void dma (uint32_t * from,  
          uint32_t * to,  
          uint32_t size)  
{  
    register uint32_t reg;  
  
    for (int i = 0; i < size; ++i) {  
        reg = from[i]; //load  
  
        to[i] = reg; //store  
    }  
}
```

- What interfaces do you need?
- How do you start/stop DMA?
- Design a DMA state machine?

# All DMA Registers

*m2s\_DMCCR → Control Reg*

*CR → Control Reg*  
Control - 0x0400

31-1 Reserved	0 Start
------------------	------------

*SR → Status Register*  
Status - 0x0404

*m2s\_DMASR → Status Register*

31-1 Reserved	0 Done
------------------	-----------

Source - 0x0408

31-0 DMA Source Address
----------------------------

Destination - 0x040C

31-1 DMA Destination Address
---------------------------------

Size - 0x0410

31-16 Reserved	15-0 DMA Transfer Size (in Bytes)
-------------------	--------------------------------------



# DMA Control

```
void dma (uint32_t * from,
          uint32_t * to,
          uint32_t size)
{
    register uint32_t reg;

    for (int i = 0; i < size; ++i){
        reg = from[i]; //load

        to[i] = reg; //store
    }
}
```

- AXI4 Master Interface
  - Loads + Stores

- 5 MMIO registers
  - Control (Start)
  - Status (Done)
  - Source (`from`)
  - Destination (`to`)
  - `size` (in **Bytes**)

# Using DMA from CPU's side:

0x0400: Control Register  
0x0404: Status Register  
0x0408: Source Address  
0x040C: Destination Address  
0x0410: Transfer Size in Bytes

```
void dma (uint32_t * from,  
          uint32_t * to,  
          uint32_t size)
```

```
{
```

```
    *((volatile uint32_t *) (0x0408)) = from;
```

```
    *((volatile uint32_t *) (0x040C)) = to;
```

```
    *((volatile uint32_t *) (0x0410)) = size;
```

```
    *((volatile uint32_t *) (0x0400)) = 0x1;
```

```
    while ( *((volatile uint32_t *) (0x0404)) != 1 ) { ; }
```

```
}
```

# DMA System Interface

# Exam Review

Fair! gone all next week  
take virtually:

take tomorrow AM?  
Virtually

~~10:30am~~ 10:30am

Setup Remote + email Fair

Engr 315: Hardware / Software Codesign  
Andrew Lukefahr  
*Indiana University*

