08: High-Performance Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*



Announcements

• P3 is out

• P4 coming soon.

ProTip:

If you can't connect Vivado to your Pynq

- Restart your machine (for ILAs)
 OR --
- 2. Ignore and proceed (for Pynq)


It's damb. I know...

Register your Hardware

Go to Canvas

Select "P3 Box Number"


Enter your box number



Submit Quiz

Not saved


Review: Memory-Mapped I/O




ARM AXI Bus


• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped





How long does a read(load) take?



High-Performance Bus Ideas

Make single transaction faster

AXI Handshake Speedup




Figure A3-2 VALID before READY handshake




Figure A3-3 READY before VALID handshake

- Both are valid
- Figure A3-3 is faster

What happens here?





Figure 2-3 TVALID with TREADY handshake


What can we do to make this faster?



High-Performance Bus Ideas

Make single transaction faster

Overlap multiple transactions



Burst Transactions

 When a device is transmitting data repeatedly without going through all the steps required to transmit each piece of data in a separate transaction

Burst Transaction





Figure 1-1 Channel architecture of reads



ARLEN: Address Read Burst Length

How many bursts should occur? (+1)

ARLEN: Address Read Burst Length

How many bursts should occur? (+1)

ARSIZE: Address Read Burst Size

How many bytes should be in each burst?

2ⁿ Bytes / Transfer

Table A3-2 Burst size encoding

| AxSIZE[2:0] | Bytes in transfer | | |
|-------------|-------------------|--|--|
| 0b000 | 1 | | |
| 0b001 | 2 | | |
| 0b010 | 4 | | |
| 0b011 | 8 | | |
| 0b100 | 16 | | |
| 0b101 | 32 | | |
| 0b110 | 64 | | |
| 0b111 | 128 | | |

ARLEN: Address Read Burst Length

How many bursts should occur? (+1)

ARSIZE: Address Read Burst Size

How many bytes should be in each burst?

ARBURST: Read Address Burst Type

Are the addresses incrementing, or repeating?

FIXED: The address is the same for every transfer (Next Address = Address)

INCR: The address for each transfer is an increment of previous transfer (Next Address = Address + 0x4)

| Table A3-3 | Burst | type | encoding |
|------------|-------|------|----------|
|------------|-------|------|----------|

| Burst type | |
|------------|--|
| FIXED | |
| INCR | |
| WRAP | |
| Reserved | |
| | |

ARLEN: Address Read Burst Length

How many bursts should occur? (+1)

ARSIZE: Address Read Burst Size

How many bytes should be in each burst?

ARBURST: Read Address Burst Type


Are the addresses incrementing, or repeating?

RLAST: Read Last Burst Transfer

Are we done yet?



Reading 0x1234 and 0x1238



Read Burst Example




Figure 1-4 Read burst

—— Note ———

The master also drives a set of control signals showing the length and type of the burst, but these signals are omitted from the figure for clarity.





Figure 1-5 Overlapping read bursts

System's Architecture


AXI4 BUS

AXI4-Lite BUS

System Architecture



Next Time: TLBs (CPU Memory Games!)



P3 Vivado Debug Time

References

- Zynq Book, Chapter 19 "AXI Interfacing"
- Practical Introduction to Hardware/Software
 Codesign
 - Chapter 10
- AMBA AXI Protocol v1.0
 - http://mazsola.iit.unimiskolc.hu/~drdani/docs_arm/AMBAaxi.pdf

08: High-Performance Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

