

#### 13: DMA

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University




#### Announcements

· P5 is out! 9 extended


#### Exam Planning

11	/01	Wednesday	18	Review	_
11	/06	Monday	19	Exam	
44	100	147 1 1	00	5 " "	DO D 1 00


#### Machine Model, V3: MMUs




# OS (Linux) mains full Virtual->Physical Mappings



#### /dev/uio





```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr_base == MAP_FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000)
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr base == MAP FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000){
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
    // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
       MAP_SHARED, dev_mem_fd, 0x0);
Urov 0000 wldifferent name
    if (vaddr_base == MAP_FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000)
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr base == MAP FAILED) { perror("mmap()"); return 1; }
```

```
virtual Address base
```

```
volatile uint32_t * ema_reg = (uint32_t*) vaddr_base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000)
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store
    tmp = *ema reg; //mmio load
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```

```
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev_mem_fd < 0) { perror("open() /dev/uio0"); return 1; }</pre>
   // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
             MAP SHARED, dev mem fd, 0x0);
    if (vaddr base == MAP FAILED) { perror("mmap()"); return 1; }
```


```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
uint32 t tmp;
for (int i = 1000; i < 6000; i +=1000)
    printf ("Sending in: %d\n", i);
    *ema reg = i; //mmio store to 0x4000 0000
    tmp = *ema reg; //mmio load from 0x4000 0000
    printf("Receiving: %d\n", tmp);
if (munmap(vaddr base, 1024) != 0) { perror("munmap()"); }
if (close(dev mem fd) != 0) { perror("close()"); }
dev mem fd = -1;
return 0;
```


#### Complete EMA

```
#include <fcntl.h>
#include <stdlib.h>
#include <stdint.h>
#include <stdio.h>
#include <sys/mman.h>
#include <unistd.h>
int main (){
    int dev mem fd = -1;
    void * vaddr base;
    //Mapping user-space I/O
    dev mem fd = open("/dev/uio0", O RDWR|O SYNC);
    if (dev mem fd < 0) { perror("open() /dev/uio0"); return 1; }
    // Map 1KB of physical memory starting at uio 0x0 (real 0x40000000)
    // to 1KB of virtual memory starting at vaddr base
    vaddr base = mmap(0, 1024, PROT READ|PROT WRITE,
            MAP SHARED, dev mem fd, 0x0);
    if (vaddr_base == MAP_FAILED) { perror("mmap()"); return 1; }
```

```
volatile uint32 t * ema reg = (uint32 t*) vaddr base;
   uint32 t tmp;
   for (int i = 1000; i < 6000; i +=1000){
        printf ("Sending in: %d\n", i);
        *ema reg = i; //mmio store
        tmp = *ema reg; //mmio load
        printf("Receiving: %d\n", tmp);
   if (munmap(vaddr_base, 1024) != 0) { perror("munmap()"); }
   if (close(dev mem fd) != 0) { perror("close()"); }
    dev mem fd = -1;
   return 0:
```

# Q: How do I move data between the Camera and Memory?





### A: The CPU copies data from Camera to Memory # include "fancy-face-defect.h

```
#define CAMERA MMIO ADDR 0x40000004
 volatile uint32 t * camera =
         (uint32 t *) (CAMERA MMIO ADDR);
 #define BUF SIZE 1024;
 uint32 t buf[BUF SIZE];
for(); ofy-image (camera, but, DuF-STEG).

Fancy-Face-defect (but)
```

```
x = i + t \rightarrow x = 2, i = 3
x=++i > x=3, i=3
```

```
void copy_image (uint32 t * from,
                uint32 t * to,
                uint32 t size)
register aint32t tup
        for (inti= 0; i < size, tri)
```

### A: The CPU copies data from Camera to Memory H include "magic-face-detects in"

```
#define CAMERA MMIO ADDR 0x40000004
volatile uint32 t * camera =
        (uint32 t *) (CAMERA MMIO ADDR);
#define BUF_SIZE 1024;
uint32 t buf[BUF SIZE];
int main () {
   //...
   while (true) {
       copy image(camera, buf, BUF SIZE);
       detect face(buf);
```

```
void copy_image (uint32 t * from,
              uint32 t * to,
              uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
       req = *from;
       to[i] = reg;
```

# What else can the CPU do while copying data?

# What else can the CPU do while copying data?

- CPU can do 1B instructions/second. (1GHz)
- 4 Instructions per copy loop
  - 1 load, 1 store, 1 increment, 1 branch
- 250M copies/second


4K Video: 1697 Mbps\* = 212 MB / second

~85% CPU utilization for Copy!

#### What about Ethernet?

- CPU can do 1B instructions/second. (1GHz)
- 4 Instructions per copy loop
  - 1 load, 1 store, 1 increment, 1 branch
- 250M copies/second
- 1Gbps Ethernet:
- 1 Gbps Receive + 1Gbps Transmit = 2 Gbps
- 2Gbps = 250MB/second
- Nothing. ~100% of CPU required?

#### What if we do the copy on a new CPU, CPU1?



#### What if we do the copy on a new CPU, CPU1?

```
int main () {
   while (true) {
       ask_cpu1_to_copy_image(camera, buf, BUF_SIZE);
 (QU 0→ detect face (buf);
```

### What if we do the copy on CPU1?

```
but 0: Red
but (: Bluk
cpud: 6 neur
CQUI: Clauge
```

```
int Chuf buf!
 int main ()
     while (true) {
                                   ba10
        ask_cpu1_to_copy_image(camera, bui BUF_SIZE);
        detect_face(buf);
                                                        Jour 12
                             copy bufo | copy bufl
```

#### Double Buffering explained.

#### Copy on CPU1, Version 2.

```
int main () {
   ask_cpu1_to_copy_image(camera, buf1, BUF_SIZE);
   wait for cpul done();
   while (true) {
       ask_cpu1_to_copy_image(camera, buf2, BUF_SIZE);
       detect face(buf1);
       wait for cpul done();
       ask cpul to copy image(camera, buf1, BUF SIZE);
       detect face(buf2);
       wait for cpul done();
```

CPUD wait Face-defed Pace-defect buf!

CPUI Fill buf!

CPUI buf!

CPUI buf!

#### Why are we wasting an entire CPU for this?

```
void copy image (uint32 t * from,
               uint32 t * to,
               uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
       req = *from;
       to[i] = reg;
```


#### DMA: Direct Memory Access

#### A mini-CPU that (only) does copy for you:

#### Copy with DMA

```
int main () {
   dma_start_copy (camera, buf1, BUF_SIZE);
   dma wait for done();
   while (true) {
       dma_start_copy (camera, buf2, BUF_SIZE);
       detect face(buf1);
       dma wait for done();
       dma start copy (camera, buf1, BUF SIZE);
       detect face(buf2);
       dma wait for done();
```

#### DMA has 2 interfaces



- Interface 1: Copy Memory
  - Data-Intensive Interface
  - AXI4 Master
  - Initiates Loads / Stores

- Interface 2: Tell DMA what to copy
  - Control Interface
  - AXI4 Slave
  - Responds to Loads/Stores

#### What's needed to do this in Hardware?

```
void dma copy (uint32 t * from,
               uint32 t * to,
               uint32_t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
       reg = *from;
       to[i] = reg;
```

#### Hardware Needs:


```
void dma_copy (uint32 t * from,
             uint32 t * to,
             uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
      reg = *from; //load
      to[i] = reg; //store
```

- AXI4 Master Interface
  - Actual Loads + Stores
- AXI4 Slave Interface
- 5 MMIO registers
  - Control (Start)
  - Status (Done)
  - Source (From)
  - Destination (To)
  - Size (in Bytes)

#### MyDMA MMIO Interface

- 0x0400: Control Register
- 0x0404: Status Register
- 0x0408: Source Address
- 0x040C: Destination Address
- 0x0410: Transfer Size in Bytes

#### MMIO Control Register



#### MMIO Control Register

Control - 0x0400


31-1

Reserved

O

Start

#### MMIO Status Register





# MMIO Data Registers

Source - 0x0408

AGCD

31-0 DMA Source Address

Destination - 0x040C

1234


31-DMA Destination Address

Size - 0x0410


31-16 Reserved DMA Transfer Size (in Bytes)



#### All MMIO Registers



#### MyDMA Interface



#### MyDMA Internals

#### MyDMA Internals

- IDLE: Status[Done]=1, wait for Control[Start]
- START: Status[Done] = 0, i = 0;
- LOAD: tmp = [Source+i]
- STORE: Dest+i = tmp

Does the AXI4 Full Interface have an address?

## Does the AXI4 Full Interface have an MMIO Address?

• Is pretending to be memory, or a CPU?

Does a CPU have a memory address?

• No.

MMIO is for SLAVE interfaces.

#### Using DMA from the CPU:

```
0x0400: Control Register
0x0404: Status Register
0x0408: Source Address
```

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
void dma copy ( uint32 t * source,
                      uint32 t * dest,
                      uint32 t size) {
     register uint32 t reg;
     for (int i = 0; i < size; ++i) {
           reg = *source; //load
          dest[i] = reg; //store
     //code me!
```

#### Using DMA from the CPU:

0x0400: Control Register 0x0404: Status Register 0x0408: Source Address

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
void dma_copy ( uint32 t * source,
                 uint32 t * dest,
                 uint32 t size) {
     *((volatile uint32 t *)(0x0408)) = source;
     *((volatile uint32 t *)(0x040C)) = dest;
     *((volatile uint32 t *)(0x0410)) = size;
     *((volatile uint32 t *)(0x0400)) = 0x1; //start
     //spin until copy done
     while ( * ((volatile uint32 t *) (0x0404)) != 0x1) \{;\}
```

#### Using DMA from the CPU:

0x0400: Control Register 0x0404: Status Register 0x0408: Source Address

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
void dma start copy ( uint32 t * source,
                        uint32 t * dest,
                        uint32 t size) {
        *((volatile uint32 t *)(0x0408)) = source;
        *((volatile uint32 t *)(0x040C)) = dest;
        *((volatile uint32 t *)(0x0410)) = size;
        *((volatile uint32 t *)(0x0400)) = 0x1; //start
void dma wait for done(){
        //spin until copy done?
        while ( *((uint32 t)(0x0404)) != 0x1) {;}
```

#### Using DMA from C:

```
int main () {
   dma_start_copy (camera, buf1, BUF_SIZE);
   dma wait for done();
   while (true) {
       dma start copy (camera, buf2, BUF SIZE);
       detect face(buf1);
       dma wait for done();
       dma start copy (camera, buf1, BUF SIZE);
       detect face(buf2);
       dma wait for done();
```

#### 11: Multi-Master Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University* 

