## 04: Bus Interfaces

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University



## Announcements

- Slack See Website
- Office Hours See Website / Syllabus
- P2: Due next Wednesday 7 13th Demi. Fri 15th
  - (New Project, Could be some burnps)
  - Need a Pynq
  - Groups of 2 allowed
- P3: Out now!


## Failed Login & Disk Space


- If you can't log into the Linux machines:
  - It might be you are out of disk drive space
- ssh into silo/kj and do the following:
- \$ quota

If overfull, remove some things, then try to log in again.

## The Pynq

- Used for P2 onward
- System-on-Chip
  - SoC "S-O-C" or "Sock"
- Contains both FPGA and CPU
- Runs Linux + Python





## Setup Notes

- 4111 is best.
  - Everything already set up

- Can work from home
  - need Pynq networked
  - "Some" effort support

Pure-Remote/students
Email me



#### **Quick Links**

**Syllabus** 

**Lecture Slides** 

**Other Downloads** 

**Autograder** 

Canvas (Registered students only)

Zoom (Requires students only)

- Lecture
- Labs / Office Hours

Slack


**Remote Setup** 

**Pynq Network Setup** 

## Let's talk P2 (and P3)

- What is EMA?
- Pynq Setup
  - The password is 'iuxilinx'
- e315helper.py
- Vivado Setup

## Signal Filtering



## EMA is an IIR Filter.

## EMA Example

1,25


5,625

$$X=0.5$$
  $X=[0,10,0,0,10]$ 

$$\frac{1}{1} \frac{1}{1} \frac{1}$$

+ (0.5)(2.5) = 1.25

## EMA Example



### ASSEMBLY DEMO

```
int popcount asm(uint64 t num)
    uint64 t result;
    asm
        "POPCNT %1, %0
        : "=r" (result)
        : "mr" (num)
        : "cc"
    return result;
```

## Optimizations thus far

- Algorithmic complexity
- Function calls
- Data structures
- Libraries / Lower-level programming

Explicitly Skip: Multicore (E201)

## Optimizations thus far

- Algorithmic complexity
- Function calls
- Data structures
- Libraries / Lower-level programming

- Explicitly Skip: Multicore (E201)
- Hardware acceleration

# Can we improve performance with Python->Verilog interfacing?

Oh Yes!

## We could also map popcount to hardware

```
import cPopcount
print (cPopcount.cPopcount(0))

import hwPopcount
print hwPopcount.hwPopcount(0))
```

First we need to understand how CPUs and hardware communicate.


We're going on an excursion into buses.

## Buses: The hardware interface


Standardized hardware interfaces for transferring data

- Off-chip Buses: UART, I2C, SPI, RS-485, CAN, Ethernet
- On-Chip Buses: Wishbone, AHB/APB, AXI
- We're going to study 2.
  - AXI4-Stream
  - AXI4-Lite

## P3 "EMA" uses two buses to move data between CPU + hardware




# P3 "EMA" uses two buses to move data between CPU + hardware



## Bus terminology

- A "transaction" occurs between an "<u>initiator</u>" and "<u>target</u>"
- Any device capable of being an initiator is said to be a "<u>bus master</u>"
  - Usually only one bus master (<u>single master</u> vs. <u>multi-master</u>).

 A device that can only be a target is said to be a "slave device".



**AXI Stream Interface** 

# ARESETN: AXI Reset NOT

## Data (TDATA) is only transferred when

#### **TVALID** is 1.

This indicates the **MASTER** is trying to transmit new data.

#### TREADY is 1.

This indicates the **SLAVE** is ready to receive the data.


If either TVALID or TREADY are 0, no data is transmitted.

If TVALID and TREADY are 1, TDATA is transmitted


## at the positive edge of ACLK


# If TVALID and TREADY are 1, TDATA is transmitted at the positive edge of ACLK

## Transferring data on a AXI4-Stream Bus.



## When is data transmitted?






## **TLAST**

• Special signal to indicate a group or "burst" of transmissions is complete.

"Indicates the boundary of a packet"

## Transferring data on a AXI4-Stream Bus.




## **TKEEP**


- What if TDATA is 32-bits (4 bytes) wide, and I want to send 6 bytes?
- TKEEP let's me specify which bytes to "keep".

- TKEEP ==1111 -> Keep all 4 bytes (32-bits)
- **TKEEP** ==1100 -> Keep first 2 bytes (16-bit)
- TKEEP ==1000 -> Keep first byte (8-bit)

## Transferring data on a AXI4-Stream Bus.







## Let's build a custom block that does nothing!

```
module custom hw (
       input
               ACLK,
       input ARESET,
                                                         S_TDATA
       input [31:0] S_TDATA,
                                                         S TVALID
                                                    MASTER
              S TVALID,
       input
       output S TREADY,
                                                         S_TREADY
       output [31:0] M_TDATA,
               M TVALID,
       output
       input
                     M TREADY
 assign S-TREADY = M-TREADY;

-) assign M-TDATA = S-TDATA;

assign M-TVALED = S-TVALED;
```

Custom

Hardware

M TDATA


M\_TVALID

M\_TREADY

SLAVE

## Let's build a custom block that does nothing!

```
module custom hw (
     input ACLK,
     input ARESET,
     input [31:0] S TDATA,
     input S_TVALID,
     output S TREADY,
     output [31:0] M TDATA,
     output M TVALID,
     input M TREADY
assign M TDATA = S TDATA;
assign M TVALID = S TVALID;
assign S TREADY = M TREADY;
endmodule
```



## How would I flip all the bits of TDATA?

```
module custom hw (
     input
            ACLK,
     input ARESET,
     input [31:0] S TDATA,
     input S TVALID,
     output S TREADY,
     output [31:0] M TDATA,
     output
           M TVALID,
     input M TREADY
assign M TDATA -S_TDATA;
assign M TVALID = S TVALID;
assign S TREADY = M TREADY;
endmodule
```

```
Custom
Halware
S_TDATA
S_TVALID


S_TREADY


M_TREADY

SLAVE
```

## How would I flip all the bits of TDATA?


```
module custom hw (
     input
           ACLK,
     input ARESET,
     input [31:0] S TDATA,
     input S TVALID,
     output S TREADY,
     output [31:0] M TDATA,
     output M TVALID,
     input M TREADY
assign M TDATA = ~S TDATA;
assign M TVALID = S TVALID;
assign S TREADY = M TREADY;
endmodule
```








## Let's build a buffer state machine.



## Let's build a buffer state machine.

```
module custom hw buf (
       input
              ACLK,
       input
                     ARESET,
       input [31:0]
                      S TDATA,
       input
                      S TVALID,
       output
               S TREADY,
       output [31:0]
                     M TDATA,
       output
                      M TVALID,
       input
                      M TREADY
) ;
```



## Let's build a buffer state machine.

```
module custom hw buf (
      input
                   ACLK,
                   ARESET
      input
      input [31:0] S TDATA,
      input
                    S TVALID,
                    S TREADY,
      output
      output [31:0] M TDATA,
      output M TVALID,
      input
                    M TREADY
enum {S0, S1} state, nextState;
reg [31:0] nextVal;
always ff @(posedge ACLK) begin
   if (ARESETNEE)
      state <= S0;
      M TDATA <= 32'h0
   end else begin
      state <= nextState;</pre>
      M TDATA <= nextVal;
   end
end
```

```
always comb begin
    S TREADY = 'h1;
                                            M_TREADY
                                S TREADY
    M \text{ TVALID} = \text{'h0};
    nextState = state;
    nextVal = M TDATA;
    case(state)
        S0: begin
             if (S TVALID) begin
                 nextState = S1;
                 nextVal = S TDATA;
             end
        end
        S1: begin
             S TREADY = 'h0;
             M TVALID = 'h1;
             if (M TREADY) begin
                 nextState = S0;
                 M- + DATA = 32'ho/
        end
    endcase
end
```

Custom Hardware

S\_TVALID

M TDATA

M\_TVALID

SLAVE

## Next Time

- Memory-Mapped I/O
- Memory-Mapped Buses

## References

- Zynq Book, Chapter 19 "AXI Interfacing"
- Practical Introduction to Hardware/Software Codesign
  - Chapter 10
- AMBA AXI Protocol v1.0
  - <a href="http://mazsola.iit.uni-miskolc.hu/~drdani/docs\_arm/AMBAaxi.pdf">http://mazsola.iit.uni-miskolc.hu/~drdani/docs\_arm/AMBAaxi.pdf</a>
- https://lauri.võsandi.com/hdl/zynq/axi-stream.html

## 04: Bus Interfaces

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

