13: Real DMA

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University



Announcements

```
Py-> Pope ount (pyrhen) mwTo ~ 10 min
```


- P5 is due Today! -1 Poprount (c) mmTO
- · P6 out -> lopcount (lython) DMA
 - AG not up yet?

No Class Wednesday, Oct 26th.

DMA: a mini-CPU that does this:

```
void copy (uint32_t * source,
               uint32_t * dest,
               uint32 t size)
   register uint32_t reg;
   for (int i = 0; i < size; ++i) {
       reg = *source;
       dest[i] = reg;
```

Using DMA from C:




```
int main () {
   dma_start_copy (camera, buf1, BUF_SIZE);
   dma wait for done();
   while (true) {
       dma start copy (camera, buf2, BUF SIZE);
       detect face(buf1);
       dma wait for done();
       dma start copy (camera, buf1, BUF SIZE);
       detect face(buf2);
       dma wait for done();
```

CPUD Bufl overlap (parallelism)

double

double

DMA has 2 Memory Interfaces



- Interface 1: Memory Copy
 - Data Interface
 - Fast
 - Master

- Interface 2: Tell DMA what to copy
 - Control Interface
 - Slower
 - Slave

DMA V1.0 Interface


- 0x0400: Control Register (Start)
- 0x0404: Status Register (Done)
- 0x0408: Source Address
- 0x040C: Destination Address
- 0x0410: Transfer Size in Bytes

All MMIO Registers

CPU Store

Control - 0x0400	31-1 0 Reserved Start		0 Start	4
Status - 0x0404 RD	31-1 0 Reserved Done			
Source - 0x0408 R/W	31-0 DMA Source Address			(-
Destination - 0x040C	31-1 DMA Destination Address			(-
Size - 0x0410	31-16 Reserved	15-0 DMA Transfer Size (in B	ytes)	8

top: temporary



11 Destination SS

Using DMA from the CPU:

0x0400: Control Register 0x0404: Status Register 0x0408: Source Address

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
void dma copy ( uint32 t * src,
                 uint32 t * dest,
                 uint32 t size) {
     *((volatile uint32 t *)(0x0408))=src;
     *((volatile uint32 t *)(0x040C))=dest;
     *((volatile uint32 t *)(0x0410))=size;
     *((volatile uint32 t *)(0x0400)) = 0x1; //start
     //spin until copy done
     while ( * ((volatile uint32 t *) (0x0404)) != 0x1) \{;\}
```

Using DMA from the CPU:

```
0x0404
0x0408
```

0x0400: Control Register

0x0404: Status Register


0x0408: Source Address

0x040C: Destination Address

0x0410: Transfer Size in Bytes

```
void dma start copy ( uint32 t * src,
                        uint32 t * dest,
                        uint32 t size) {
        *((volatile uint32 t *)(0x0408))=src;
        *((volatile uint32 t *)(0x040C))=dest;
        *((volatile uint32 t *)(0x0410))=size;
        *((volatile uint32 t *)(0x0400)) = 0x1; //start
void dma wait for done(){
        //spin until copy done?
        while ( *((uint32 t)(0x0404)) != 0x1) {;}
```

DMA in Xilinx



Xilinx terminology:

- Central Direct Memory Access : CMDA
 - Standard DMA
- Direct Memory Access (DMA)
 - Programmable DMA!

Register Address Map

Real DMA


Table 2-6: AXI CDMA Register Summary

Address Space Offset ⁽¹⁾	Name	Description	
00h	CDMACR	CDMA Control (Control)	
04h	CDMASR	CDMA Status	
08h	CURDESC_PNTR	Current Descriptor Pointer	
0Ch ⁽²⁾	CURDESC_PNTR_MSB	Current Descriptor Pointer MSB 32 bits Applicable only when the address space is greater than 32.	
1 0h	TAILDESC_PNTR	Tail Descriptor Pointer	
14h ⁽²⁾	TAILDESC_PNTR_MSB	Tail Descriptor Pointer. MSB 32 bits. Applicable only when the address space is greater than 32.	
18h	SA	Source Address	
1Ch ⁽²⁾ /	SA_MSB /	Source Address. MSB 32 bits. Applicable only when the address space is greater than 32.	
20h	DA	Destination Address	
24h ⁽²⁾ (DA_M\$B	Destination Address. MSB 32 bits. Applicable only when the address space is greater than 32.	
28h	ВТТ	Bytes to Transfer	

Register Details


CDMACR (CDMA Control – Offset 00h)

This register provides software application control of the AXI CDMA.



CDMASR (CDMA Status - Offset 04h)

This register provides status for the AXI CDMA.



X13283

Programming Sequence


Simple DMA mode is the basic mode of operation for the CDMA when Scatter Gather is excluded. In this mode, the CDMA executes one programmed DMA command and then stops. This requires the CDMA registers to be set up by an external AXI4 Master for each DMA operation required.

These basic steps describe how to set up and initiate a CDMA transfer in simple operation mode.


O', [nable DMA': CDMACR. [WABLE = 1]

- Verify CDMASR.IDLE = 1.
- Program the CDMACR/IOC_IrgEn bit to the desired state for interrupt generation or transfer completion. Also set the error interrupt enable (CDMACR.ERR_IrgEn), if so desired.
- 3. Write the desired transfer source address to the Source Address (SA) register. The transfer data at the source address must be valid and ready for transfer. If the address space selected is more than 32, write the SA_MSB register also.
- 4. Write the desired transfer destination address to the Destination Address (DA) register. If the address space selected is more than 32, then write the DA_MSB register also.
- 5. Write the number of bytes to transfer to the CDMA Bytes to Transfer (BTT) register. Up to 8,388,607 bytes can be specified for a single transfer (unless DataMover Lite is being used). Writing to the BTT register also starts the transfer.
- Either poll the CDMASR.IDLE bit for assertion (CDMASR.IDLE = 1) or wait for the CDMA
 to generate an output interrupt (assumes CDMACR.IOC_IrgEn = 1).
- 7. If interrupt based, determine the interrupt source (transfer completed or an error has occurred).
- 8. Clear the CDMASR.IOC_Irq bit by writing a 1 to the DMASR.IOC_Irq bit position.
- Ready for another transfer. Go back to step 1.

DMAs copy by load + store




Xilinx DMAs allow you to program what the DMA does




Xilinx Programmable DMA axi_dma_0 M_AXI)+ Mastu + S_AXI_LITE M_AXIS_MM2S + + S_AXIS_S2MM s_axi_lite_aclk mm2s_prmry_reset_out_n • m_axi_mm2s_aclk s2mm_prmry_reset_out_n • m_axi_s2mm_aclk mm2s_introut axi_resetn s2mm_introut -

AXI Direct Memory Access


Can we make this into a regular DMA?




DMA that flips all the bits in the copy




DMA that flips all the bits in the copy



We don't need the write portion.



With FPGAs, DMAs can copy with load + Popcount + store!



13: Real DMA

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

