

# 9: High-Performance Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University




#### Announcements

• P4: Due Next Wednesday. A6 + b different tron Project.

• P5: Out soon.


### Review: Memory-Mapped I/O




#### Use volatile for MMIO addresses!

```
#define SW ADDR Oxfffe
volatile uint32 t * SW REG = (uint32 t * SW ADDR);
int quit = (*SW REG);
while (!quit)
    //more code
    quit = (*SW REG);
```

### The System Bus




### Tri-State Buffer




### The push-button

(if Addr=0x04 read 0 or 1 depending on button)




# The LED (1 bit reg written by LSB of address 0x05)




#### ARM AXI Bus


• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

- Three Variants
  - AXI4: Fast but complicated; Memory-mapped
  - AXI4 Lite: Slow but simple; Memory-mapped
  - AXI4 Stream: Fast and simple; Not memory-mapped





### How long does a read(load) take?



### High-Performance Bus Ideas

Make single transaction faster

### AXI Handshake Speedup




Figure A3-2 VALID before READY handshake




Figure A3-3 READY before VALID handshake

- Both are valid
- Figure A3-3 is faster

### What happens here?





Figure 2-3 TVALID with TREADY handshake


### What can we do to make this faster?



### High-Performance Bus Ideas

Make single transaction faster

Overlap multiple transactions



#### **Burst Transactions**

 When a device is transmitting data repeatedly without going through all the steps required to transmit each piece of data in a separate transaction

#### **Burst Transaction**





Figure 1-1 Channel architecture of reads



### What do the new signals do?

**ARLEN**: Address Read Burst Length

How many bursts should occur? (+1)

### What do the new signals do?

**ARLEN**: Address Read Burst Length

How many bursts should occur? (+1)

**ARSIZE**: Address Read Burst Size

How many bytes should be in each burst?

2<sup>n</sup> Bytes / Transfer

Table A3-2 Burst size encoding

AxSIZE[2:0]	Bytes in transfer
0b000	1
0b001	2
0b010	4
0b011	8
0b100	16
0b101	32
0b110	64
0b111	128

There  $o_{\times 100}$ ,  $q \rightarrow o_{\times 100}$ ,  $o_{\times 1$ 

ARLEN: Address Read Burst Length

How many bursts should occur? (+1)

**ARSIZE**: Address Read Burst Size

How many bytes should be in each burst?

#### **ARBURST**: Read Address Burst Type

Are the addresses incrementing, or repeating?

FIXED: The address is the same for every transfer ( Next Address = Address )

INCR: The address for each transfer is an increment of previous transfer (Next Address = Address + 0x4)

AxBURST[1:0]	Burst type
0b00	FIXED
0b01	INCR
0b10	WRAP
0b11	Reserved

### What do the new signals do?

**ARLEN**: Address Read Burst Length

How many bursts should occur? (+1)

**ARSIZE**: Address Read Burst Size

How many bytes should be in each burst?


**ARBURST**: Read Address Burst Type

Are the addresses incrementing, or repeating?

**RLAST**: Read Last Burst Transfer

Are we done yet?

### Reading 0x1234 and 0x1238



### Read Burst Example




Figure 1-4 Read burst

----- Note ------

The master also drives a set of control signals showing the length and type of the burst, but these signals are omitted from the figure for clarity.

### Overlapping Read Burst Transactions





Figure 1-5 Overlapping read bursts

### System's Architecture


**AXI4 BUS** 

**AXI4-Lite BUS** 

### System Architecture



### Next Time: TLBs (CPU Memory Games!)



#### References

- Zynq Book, Chapter 19 "AXI Interfacing"
- Practical Introduction to Hardware/Software
   Codesign
  - Chapter 10
- AMBA AXI Protocol v1.0
  - http://mazsola.iit.unimiskolc.hu/~drdani/docs\_arm/AMBAaxi.pdf

## 09: High-Performance Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University* 

