9000 luck on £250!

14: DMA II

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University




Announcements

```
Py-> Pope ount (pyrhen) mwTo ~ 10 min
```

- P5 is due Monday! Poprount (c) MMTO
- · P6 out -> lopcount (lython) DMA

No Class Wednesday, Oct 25th.

Using DMA from C:




```
int main () {
   dma_start_copy (camera, buf1, BUF_SIZE);
   dma wait for done();
   while (true) {
       dma start copy (camera, buf2, BUF SIZE);
       detect face(buf1);
       dma wait for done();
       dma start copy (camera, buf1, BUF SIZE);
       detect face(buf2);
       dma wait for done();
```

time CPUD Bufl Overlap (parallelism)

double buffering

DMA has 2 Memory Interfaces



- Interface 1: Memory Copy
 - Data Interface
 - Fast
 - Master


- Interface 2: Tell DMA what to copy
 - Control Interface
 - Slower
 - Slave

DMA: a mini-CPU that does this:


```
void copy (uint32_t * source,
               uint32_t * dest,
               uint32_t size)
   register uint32_t reg;
    for (int i = 0; i < size; ++i) {
       req = *source;
       dest[i] = req;
```

- AXI4 Master Interface
 - Actual Loads + Stores
- AXI4 Slave Interface
- 5 MMIO registers
 - Control (Start)
 - Status (Done)
 - Source (From)
 - Destination (To)
 - Size (in Bytes)

All MMIO Registers




Pysial Mem MMTO Registers U×0 AMG O, BEEO stout 0 900 Src dest sizi 3 Or ABCD Offff



MyDMA Internals

- IDLE: Status[Done]=1, wait for Control[Start]
- START: Status[Done] = 0, i = 0;
- LOAD: tmp = [Source+i]
- STORE: Dest+i = tmp

DMA has 2 Memory Interfaces



- Interface 1: Memory Copy
 - Data Interface
 - Fast
 - Master

- Interface 2: Tell DMA what to copy
 - Control Interface
 - Slower
 - Slave

Does the AXI4 Full Interface have an address?

Does the AXI4 Full Interface have an MMIO Address?

Is pretending to be memory, or a CPU?

Does a CPU have a memory address?

• No.

MMIO is for SLAVE interfaces.

Using DMA from the CPU:

```
0x0400: Control Register
0x0404: Status Register
0x0408: Source Address
```

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
void dma copy ( uint32 t * source,
                          uint32 t * dest,
                          uint32 t size) {
                                     *((volatile ujut 32t +)(0 x 0408) = Source
+((volatile ujut 32++)(0x040c)) = dest
                                                       ---) ( OxOY10)) = Size
             dest[i] - req; //store
                                                        -) (() x 0400) = Ox1
      //code me!
                       while ( + ((rolotile mut32++)(0x0404) != ()?))
```

Using DMA from the CPU:

```
0x0400: Control Register
0x0404: Status Register
0x0408: Source Address
0x040C: Destination Address
0x0410: Transfer Size in Bytes
```

```
*((volatile uint32_t *)(0x0408))=src;
*((volatile uint32_t *)(0x040C))=dest;
*((volatile uint32_t *)(0x0410))=size;
*((volatile uint32_t *)(0x0400))= 0x1; //start

//spin until copy done
while( *((volatile uint32_t *)(0x0404)) != 0x1){;}
```

Using DMA from the CPU:

```
void dma start copy ( uint32 t * src,
                        uint32 t * dest,
                        uint32 t size) {
        *((volatile uint32 t *)(0x0408))=src;
        *((volatile uint32 t *)(0x040C))=dest;
        *((volatile uint32 t *)(0x0410))=size;
        *((volatile uint32 t *)(0x0400)) = 0x1; //start
void dma wait for done(){
        //spin until copy done?
        while ( *((uint32 t)(0x0404)) != 0x1) {;}
```

0x0400: Control Register 0x0404: Status Register 0x0408: Source Address

0x040C: Destination Address 0x0410: Transfer Size in Bytes


Using DMA from C:

```
int main () {
   dma_start_copy (camera, buf1, BUF_SIZE);
   dma wait for done();
   while (true) {
       dma start copy (camera, buf2, BUF SIZE);
       detect face(buf1);
       dma wait for done();
       dma start copy (camera, buf1, BUF SIZE);
       detect face(buf2);
       dma wait for done();
```

Other DMA tweaks

```
void dma_start_copy (uint32_t * source,
              uint32 t * dest,
              uint32 t size,
              uint32_t inc_source, uint32_t inc_dest)
  register uint32_t reg;
   for (int i = 0; i < size; ++i) {
       reg = (inc_source ? source[i] : *source);
       if (inc dest) dest[i] = reg;
       else *dest = reg;
```

DMA in Xilinx



Xilinx terminology:

- Central Direct Memory Access: CDMA
 - Standard DMA
- Direct Memory Access (DMA)
 - Programmable DMA!

Register Address Map

Xilinx CDMA


Table 2-6: AXI CDMA Register Summary

	Address Space Offset ⁽¹⁾	Name	Description
	00h	CDMACR	CDMA Control
7	04h	CDMASR	CDMA Status
	08h	CURDESC_PNTR	Current Descriptor Pointer
	0Ch ⁽²⁾	CURDESC_PNTR_MSB	Current Descriptor Pointer. MSB 32 bits. Applicable only when the address space is greater than 32.
	10h	TAILDESC_PNTR	Tail Descripto Pointer
	14h ⁽²⁾	TAILDESC_PNTR_MSB	Tail Descriptor Pointer. MSB 32 bits. Applicable only when the address space is greater than 32.
>	18h	SA	Source Address
	1Ch ⁽²⁾	SA_MSB	Source Address. MSB 32 bits. Applicable only when the address space is greater than 32.
	20h	DA	Destination Address
	24h ⁽²⁾	DA_MSB	Destination Address. MSB 32 bits. Applicable only when the address space is greater than 32.
	28h	BTT	Bytes to Transfer

Register Details


CDMACR (CDMA Control - Offset 00h)

This register provides software application control of the AXI CDMA.



CDMASR (CDMA Status - Offset 04h)

This register provides status for the AXI CDMA.



X13283

Programming Sequence


Simple DMA mode is the basic mode of operation for the CDMA when Scatter Gather is excluded. In this mode, the CDMA executes one programmed DMA command and then stops. This requires the CDMA registers to be set up by an external AXI4 Master for each DMA operation required.

These basic steps describe how to set up and initiate a CDMA transfer in simple operation mode.


- Verify CDMASR.IDLE = 1.
- Program the CDMACR.IOC IrqEn bit to the desired state for interrupt generation on transfer completion. Also set the error interrupt enable (CDMACR ERR_IrqEn), if so desired.
- 3. Write the desired transfer source address to the Source Address (SA) register. The transfer data at the source address must be valid and ready for transfer. If the address space selected is more than 32, write the SA_MSB register also.
- 4. Write the desired transfer destination address to the Destination Address (DA) register.

 If the address space selected is more than 32, then write the DA_MSB register also.
- Write the number of bytes to transfer to the CDMA Bytes to Transfer (BTT) register. Up to 8,388,607 bytes can be specified for a single transfer (unless DataMover Lite is being used). Writing to the BTT register also starts the transfer.
- Either poll the CDMASR.IDLE bit for assertion (CDMASR.IDLE = 1) or wait for the CDMA
 to generate an output interrupt (assumes CDMACR.IOC_IrqEn = 1).
- 7. If interrupt based, determine the interrupt source (transfer completed or an error has occurred).
- 8. Clear the CD MASR. OC_Ird bit by writing a 1 to the DMASR. IOC_Ird bit position.
- 9. Ready for another transfer. Go back to step 1.


Xilinx DMAs do more than load + store




Xilinx DMAs allow you to program what the DMA does




Xilinx Programmable DMA




Can we make this into a regular DMA?




DMA that flips all the bits in the copy




DMA for Popcount




We don't need the write portion.



With FPGAs, DMAs can copy with load + Popcount + store!



With FPGAs, DMAs can copy with load + Popcount + store!



13: Real DMA

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

