## 06: Memory-Mapped I/O

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University* 



#### Announcements



Need a Pynq


Groups of 2 allowed



• Dates fixed.

AG >

• Guest Lecturer on Monday CMis




#### Optimizations thus far

- Algorithmic complexity
- Removing redundant computation
- Multithreading / Multiprocessing\*
- Python/C/Asm Interfacing
- Map to Hardware

#### P3 maps EMA to hardware

```
import cEMA
print (cEMA.cEMA(0))

import hwEMA
print (hwEMA.hwEMA(0))
```



**AXI Stream Interface** 

#### Data (TDATA) is only transferred when

#### **TVALID** is **1**.

This indicates the **MASTER** is trying to transmit new data.

#### TREADY is 1.


This indicates the **SLAVE** is ready to receive the data.

If either TVALID or TREADY are 0, no data is transmitted.

If TVALID and TREADY are 1, TDATA is transmitted

#### at the positive edge of ACLK


#### Inputs and Outputs



$$3.3U = Max = \begin{vmatrix} ogic \\ 1 \end{vmatrix}$$

$$0U = mih = \begin{vmatrix} ogic \\ 1 \end{vmatrix}$$

#### The Input/Output Problem: Bad Solution




put I/Os In to CPU registers


#### Memory-Mapped Inputs / Outputs


Connect I/O to memory address


 "Pretend Memory" I/O accessed with native CPU load/store instructions

#### Memory Mapped I/O











#### MMIO from Assembly

• First, we need to see ARM assembly...

#### ARM Registers




#### ARM Instructions





#### ARM Load + Store

LDR R2, [R0] @ [R0] - origin address is the value found in R0.


STR R2, [R1] @ [R1] - destination address is the value found in R1.









#### MMIO Store from ASM (ARM)






MMIO Store from ASM (ARM)



#### MMIO Store from C



```
#define LED_ADDR 0x100%
uint32_t * LED_REG = (uint32_t *)(LED_ADDR);
*LED_REG = 0x1;
```

#### MMIO Load from ASM (ARM)

```
mov r0, 0x1ff ldr r1, [r0]
```

#### MMIO Load from C


```
#define SW_ADDR 0x1ff
uint32_t * SW_REG = (uint32_t *)(SW_ADDR);
int y = (*SW REG);
```

#### MMIO for the FPGA

#### Memory-Mapped I/O



- I/O devices pretend to be memory
- Devices accessed with native CPU load/store instructions



#### Question: What does this code do?

```
int y = 0;
int quit = y;
while(!quit)
    //more code
    quit = y;
```

Problem: Does quit ever change here? Do I need to recompute (!quit)? (-O3 edition)

```
int y = 0;
int quit = y;
while(!quit)
{
    //more code
    quit = y;
}
```

## Problem: The compiler is "helping". (-O3 edition)

```
int y = 0;
int quit = y;
while(!quit)
     //more code
     quit = y;
```

```
int y = 0;
int quit = y;
while(1)
{
    //more code
    quit = y;
}
```

#### What's the difference here?

```
int y = 0;
int quit = y;
while(!quit)
    //your code
    quit =y;
```

```
int y = 0;
uint32 t * SW REG = \&y;
int quit = (*SW REG);
while (!quit)
    //your code
    quit = (*SW REG);
```

#### volatile Variables

• volatile keyword tells compiler that the memory value is subject to change randomly.

 Use volatile for all MMIO memory. The values change randomly!

# Use volatile for all MMIO memory.

(hint. PU)

#### Next Time

• Combine MMIO + AXI Bus

## 06: Memory-Mapped I/O

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University* 



#### What happens here?

```
#include <stdio.h>
#include <inttypes.h>
#define REG_F00 0x40000140
int main () {
 volatile uint32_t *reg = (uint32_t *)(REG_FOO);
  *reg += 3;
  printf("0x%x\n", *reg); // Prints out new value
```

#### Let's find out...

# What do the CPU and Memory or T/O need to communicate?

mem,

#### The System Bus

