
10: High Performance Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr

Indiana University



Some material taken from: EECS 373, University of Michigan

https://developer.arm.com/documentation/102202/0300/Transfer-behavior-and-transaction-ordering


Announcements

- P4: Due Next Wednesday. A6 + b different tron Projecti
- P5: Out soon.

Use volatile for MMIO addresses!

```
#define SW ADDR Oxfffe
volatile uint32 t * SW REG = (uint32 t * SW ADDR);
int quit = (*SW REG);
while (!quit)
    //more code
    quit = (*SW REG);
```


The System Bus




ARM AXI Bus


• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped





How long does a read(load) take?



High-Performance Bus Ideas

Make single transaction faster

AXI Handshake Speedup




Figure A3-2 VALID before READY handshake




Figure A3-3 READY before VALID handshake

- Both are valid
- Figure A3-3 is faster

What happens here?





Figure 2-3 TVALID with TREADY handshake


What can we do to make this faster?



High-Performance Bus Ideas

Make single transaction faster

Overlap multiple transactions



Burst Transactions

 When a device is transmitting data repeatedly without going through all the steps required to transmit each piece of data in a separate transaction

Burst Transaction





Figure 1-1 Channel architecture of reads



What do the new signals do?

ARLEN: Address Read Burst Length

How many bursts should occur? (+1)

What do the new signals do?

ARLEN: Address Read Burst Length

How many bursts should occur? (+1)

ARSIZE: Address Read Burst Size

How many bytes should be in each burst?


ARBURST: Read Address Burst Type

Are the addresses incrementing, or repeating?

RLAST: Read Last Burst Transfer

Are we done yet?

Reading 0x1234 and 0x1238



Read Burst Example






Figure 1-4 Read burst

----- Note ------

The master also drives a set of control signals showing the length and type of the burst, but these signals are omitted from the figure for clarity.

Fully Overlapped + Interleaved Transactions


- AXI4 allows overlapped transactions
- 2nd request allowed before 1st request complete

AXI4 also allows for "Transfer IDs"

• Transfer IDs allow transactions to progress out of request order.


Two Burst Writes – No Overlap

Request A finishes before B is started




Two Burst Writes – Overlap Allowed

• B starts before A is complete. Still maintains ordering between A and B.




Two Burst Writes – Out of Order Completion

• B starts before A is complete. B completes before A.



Two Burst Reads – Out of Order Completion

• B starts before A is complete. A and B are interleaved



Topic Shift:


• Virtual Memory + Linux

Machine Model, Version 0



Machine Model, V1 CPU0 Memory AXI4-Lite Bridge **AXI4 BUS** FPGA

Machine Model, V2



MMIO from C.

```
four pero
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#define EMA_MMIO_0x40000000
int main() {
   volatile uint32 t * ema ptr = (volatile uint32 t*)(EMA MMIO);
   int32_t val = 0 \times 1000;
   while (1) {
       //push new value into EMA
       *ema ptr = val;
       //load value from EMA
       val = *ema ptr;
       printf("Val: %d\n", val);
                                    const wint32-t const +
   return 0;
```

MMIO from C.


MMIO from C

• WONT WORK!


• Why?

Linux... and MMIOs


Machine Model, V3: MMUs



MMU: Memory Management Unit (TLB)




MMUs track the following things



BASE ADDRESS: the start of a memory region that is allowed through the MMU

• **OFFSET**: the size of a memory region that is allowed through the MMU

• Permission: the type of access that is allowed through the MMU - Write Only (W0) - Read (Write (R/W))



Memory Protections Graphically nemory 020 OxIF 0x30 MMFD

Why?

- Security
 - Keep you from modifying the code
 - Keep you from executing the data
- Separate multiple applications

References

- Zynq Book, Chapter 19 "AXI Interfacing"
- Practical Introduction to Hardware/Software
 Codesign
 - Chapter 10
- AMBA AXI Protocol v1.0
 - http://mazsola.iit.unimiskolc.hu/~drdani/docs_arm/AMBAaxi.pdf

09: High-Performance Buses

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*

