


03: Bus Interfaces

Engr 315: Hardware / Software Codesign
Andrew Lukefahr
Indiana University



Announcements

AG: (move back to Wed)


- P1 due ~~Friday~~ ^{Wed} (tomorrow)
- P2 is live
 - Going to need a Pynq. ← get one!

→ P3 is live

Silo disk space

The Pynq

- Used for P2 onward
- System-on-Chip
 - SoC - “S-O-C” or “Sock”
- Contains both FPGA and CPU
- Runs Linux + Python



Setup Notes

- 4111 is best.
 - Everything already set up
- Can work from home
 - need Pynq networked
 - “Some” effort support
- Pure-Remote students
 - Email me.

Quick Links

[Syllabus](#)

[Lecture Slides](#)

[Other Downloads](#)

[Autograder](#)

[Canvas](#) *(Registered students only)*

Zoom *(Requires students only)*

- [Lecture](#)
- [Labs / Office Hours](#)

[Slack](#)


[Remote Setup](#)

[Pynq Network Setup](#)

Let's talk P32

- What is EMA?
- Pynq Setup
 - The password is 'iuxilinx'
- e315helper.py
- Vivado Setup

Signal Filtering



- FIR – Finite Impulse Response
- IIR – Infinite Impulse Response

EMA is an IIR Filter.

FIR =

$$y[n] = \underbrace{\alpha x[n] + \beta x[n-1] + \gamma x[n-2] + \dots}_{\text{only } x\text{'s}}$$

IIR =

$$y[n] = \alpha x[n] + (1-\alpha) y[n-1]$$

$y[-1] = 0$
by definition

scale
(old)

current input
(old)

scale
(old)

last output
(new)


EMA Example

$$\alpha = 0.5$$

$$x = [0, 10, 0, 0, 10]$$

$$y[1] = 0$$

$$y[n] = \alpha x[n] + (1-\alpha) \cdot y[n-1]$$



EMA Example

$$y[-1] = 0$$

$$y[n] = \alpha x[n] + (1-\alpha) y[n-1]$$

$$y[-1] = 0$$

$$\alpha = 0.5 \quad x = [0, 10, 0, 0, 10]$$

n	y	$x[n]$	$y[n-1]$	$\alpha x[n]$	$(1-\alpha) y[n-1]$
0	0	0	0	$(0.5)(0)$ 0	$(0.5)(0)$ 0
1	5	10	0	$(0.5)(10)$ 5	$(0.5)(0)$ 0
2	2.5	0	5	$(0.5)(0)$ 0	$(0.5)(5)$ 2.5
3	1.25	0	2.5	$(0.5)(0)$ 0	$(0.5)(2.5)$ 1.25
4	5.625	10	1.25	$(0.5)(10)$ 5	$(0.5)(1.25)$ 0.625

Optimizations thus far

- Algorithmic complexity
 - Function calls
 - Data structures
 - Libraries / Lower-level programming
-
- Skipped: Multicore (E201)

Did you know you can call assembly from C?

```
int popcount_asm(uint64_t num)
{
    uint64_t result;
    asm (
        "POPCNT %1, %0    \n"
        : "=r" (result)
        : "mr" (num)
        : "cc"
    );
    return result;
}
```


gcc → *asm* (underlined in red)

\n (underlined in red)


```
gcc -Wall -march=nehalem -o test.o test.c popcount.c
```

Optimizations thus far

- ✓ • Algorithmic complexity
- ✓ • Removing redundant computation
- ✓ • Multithreading
- Multiprocessing*
- ✓ • Python/C/Asm Interfacing



Can we improve performance with Python->Verilog interfacing?



Oh Yes!


We could also map popcount to hardware

```
import cPopcount  
print (cPopcount.cPopcount(0))
```

```
import hwPopcount  
print hwPopcount.hwPopcount(0))
```

First we need to understand how CPUs and hardware **communicate**.

We're going on an excursion into buses.



Buses: The hardware interface

- Standardized hardware interfaces for transferring data


32b, 210, ES

- Off-chip Buses: UART, I2C, SPI, RS-485, CAN, Ethernet
- On-Chip Buses: Wishbone, AHB/APB, AXI

- We're going to study 2.


- AXI4-Stream
- AXI4-Lite

AXI4 (AXI4 Full)




²
~~P2~~ “EMA” uses two buses to move data
between CPU + hardware

Pyne




P3 “EMA” uses two buses to move data between CPU + hardware



Bus terminology

- A “**transaction**” occurs between an “**initiator**” and “**target**”
- Any device capable of being an initiator is said to be a “**bus master**”
 - Usually only one bus master (*single master* vs. *multi-master*).
- A device that can only be a target is said to be a “**slave device**”.



AXI-Stream Interface

Data (**TDATA**) is only transferred when

TVALID is 1.

This indicates the **MASTER** is trying to transmit new data.


TREADY is 1.

This indicates the **SLAVE** is ready to receive the data.


If either **TVALID** or **TREADY** are 0, no data is transmitted.

If **TVALID** and **TREADY** are 1, **TDATA** is transmitted at the positive edge of **ACLK** *bigger*


Transferring data on a AXI4-Stream Bus.



When is data transmitted?




AC104



TLAST

- Special signal to indicate a group or “burst” of transmissions is complete.
- “Indicates the boundary of a packet”

Transferring data on a AXI4-Stream Bus.




TKEEP


- What if TDATA is 32-bits (4 bytes) wide, and I want to send 6 bytes?
- **TKEEP** let's me specify which bytes to "keep".

- 0xf ↗
- 0xc
- 0x6
- **TKEEP** == 1111 -> Keep all 4 bytes (32-bits) xx xx xx xx
 - **TKEEP** == 1100 -> Keep first 2 bytes (16-bit) xx xx -- --
 - **TKEEP** == 1000 -> Keep first byte (8-bit) xx -- -- --

Transferring data on a AXI4-Stream Bus.








Let's build a custom block that does nothing!

```
module custom_hw (  
    input        ACLK,  
    input        ARESET,  
    input [31:0] S_TDATA,  
    input        S_TVALID,  
    output       S_TREADY,  
    output [31:0] M_TDATA,  
    output       M_TVALID,  
    input        M_TREADY  
);
```

```
endmodule
```




Let's build a custom block that does nothing!

```
module custom_hw (  
    input        ACLK,  
    input        ARESET,  
    input [31:0] S_TDATA,  
    input        S_TVALID,  
    output       S_TREADY,  
    output [31:0] M_TDATA,  
    output       M_TVALID,  
    input        M_TREADY  
);
```

```
    assign M_TDATA = S_TDATA;  
    assign M_TVALID = S_TVALID;  
    assign S_TREADY = M_TREADY;
```

```
endmodule
```




How would I flip all the bits of TDATA?

```
module custom_hw (  
    input          ACLK,  
    input          ARESET,  
    input [31:0]   S_TDATA,  
    input          S_TVALID,  
    output         S_TREADY,  
    output [31:0]  M_TDATA,  
    output         M_TVALID,  
    input          M_TREADY  
);
```

```
    assign M_TDATA = S_TDATA;  
    assign M_TVALID = S_TVALID;  
    assign S_TREADY = M_TREADY;
```

```
endmodule
```




How would I flip all the bits of TDATA?


Stop here

```
module custom_hw (  
    input        ACLK,  
    input        ARESET,  
    input [31:0] S_TDATA,  
    input        S_TVALID,  
    output       S_TREADY,  
    output [31:0] M_TDATA,  
    output       M_TVALID,  
    input        M_TREADY  
);
```


```
    assign M_TDATA = ~S_TDATA;  
    assign M_TVALID = S_TVALID;  
    assign S_TREADY = M_TREADY;
```

```
endmodule
```






Let's build a buffer state machine.




Let's build a buffer state machine.

```
module custom_hw_buf (  
    input          ACLK,  
    input          ARESET,  
    input [31:0]   S_TDATA,  
    input          S_TVALID,  
    output         S_TREADY,  
    output [31:0]  M_TDATA,  
    output         M_TVALID,  
    input          M_TREADY  
);
```

```
endmodule
```



Let's build a buffer state machine.



```
module custom_hw_buf (  
    input        ACLK,  
    input        ARESET,  
    input [31:0] S_TDATA,  
    input        S_TVALID,  
    output       S_TREADY,  
    output [31:0] M_TDATA,  
    output       M_TVALID,  
    input        M_TREADY  
);  
  
enum {S0, S1} state, nextState;  
reg [31:0] nextVal;  
  
always_ff @(posedge ACLK) begin  
    if (ARESET)begin  
        state <= S0;  
        M_TDATA <= 32'h0  
    end else begin  
        state <= nextState;  
        M_TDATA <= nextVal;  
    end  
end  
  
end
```

```
always_comb begin  
    S_TREADY = 'h1;  
    M_TVALID = 'h0;  
    nextState = state;  
    nextVal = M_TDATA;  
    case(state)  
        S0: begin  
            if (S_TVALID) begin  
                nextState = S1;  
                nextVal = S_TDATA;  
            end  
        end  
        S1: begin  
            S_TREADY = 'h0;  
            M_TVALID = 'h1;  
            if (M_TREADY) begin  
                nextState = S0;  
            end  
        end  
    endcase  
end  
  
endmodule
```

Next Time

- Memory-Mapped I/O
- Memory-Mapped Buses

References

- Zynq Book, Chapter 19 “AXI Interfacing”
- [Practical Introduction to Hardware/Software Codesign](#)
 - Chapter 10
- AMBA AXI Protocol v1.0
 - http://mazsola.iit.uni-miskolc.hu/~drdani/docs_arm/AMBAaxi.pdf
- <https://lauri.vösandi.com/hdl/zynq/axi-stream.html>

03: Bus Interfaces

Engr 315: Hardware / Software Codesign
Andrew Lukefahr
Indiana University

