
** AXI4 Lite

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University



Announcements

• P2 is due tonight

• P3 is out

• P4 coming soon.

Register your Hardware

Z What's Your Board #?

Project &: Hardware Box Number

(!) This is a preview of the published version of the quiz

Go to Canvas

Select "P2 Box Number"

Twenthe another name

Enter your box number

Quiz Instructions

Question 1

1 pts

Box # you picked up from the lab is [Select]

Submit Quiz


Not saved

Optimizations thus far

- Algorithmic complexity
- Removing redundant computation
- Multithreading
- Multiprocessing*
- Python/C/Asm Interfacing
- Map to Hardware



Review: Memory-Mapped I/O




Use volatile for MMIO addresses!

```
#define SW ADDR Oxfffe
volatile uint32 t * SW REG = (uint32 t * SW ADDR);
int quit = (*SW REG);
while (!quit)
    //more code
    quit = (*SW REG);
```


Use volatile for all MMIO memory.

(hint. PU)


The System Bus



The push-button (if Addr=0x04 write 0 or 1 depending on button)



The LED (1 bit reg written by LSB of address 0x05)



Let's write a simple C program to turn the LED on if button is pressed. Ox 04 H Jefine PB 0x 04 eral Details H Jefine LED, 0x 05

Peripheral Details

```
0x04: Push Button - Read-Only
  Pushed -> 1
  Not Pushed -> 0
0x05: LED Driver - Write-Only
  On -> 1
  Off -> 0
```

```
int main() }
register int val;
               (ij) }

val = *(volatility 32.t *) (PB);

*(volatility 32.t *) (LED) = val;
                                                11
```

ARM AXI Bus

• (Advanced extensible Interface" Bus Version 4, "AXI4"

ARM AXI Bus


• "Advanced eXtensible Interface" Bus Version 4, "AXI4" Men-Mapped


Three Variants

AXI4: Fast but complicated; Memory-mapped


• AXI4 Lite: Slow but simple; Memory-mapped








Why AXI4 Lite?





Xilinx AXI Reference Guide:


"AXI4-Lite is a light-weight, single transaction memory mapped interface. It has a small logic footprint and is a simple interface to work with both in design and usage."



MEM







AXI4 Handshaking






Figure A3-2 VALID before READY handshake


AXI4 Lite Read Transaction




What if?



What if?





What is RRESP?

Table A3-4 RRESP and BRESP encoding


	RRESP[1:0] BRESP[1:0]	Response	
\int	0b00	OKAY	_
	0b01	EXOKAY	
	0b10	SLVERR	
	0b11	DECERR	
		-	


 Mostly used to send error codes back to CPU


We'll always just use 0b00


Data Load 0x1234, response: 0xabcd

assum ArrsETN= |









Q: How do you send a 1-byte (8-bit) value on a 32-bit bus?

•A: WSTB: Write Strobe

What is WSTRB?

The WSTRB[n:0] signals when HIGH, specify the byte lanes of the data bus that contain valid information. There is one write strobe for each eight bits of the write data bus, therefore WSTRB[n] corresponds to WDATA[(8n)+7: (8n)]

What is WSTRB here?





Figure A3-8 Narrow transfer example with 8-bit transfers



BRESP is just like RRESP

Table A3-4 RRESP and BRESP encoding


	RRESP[1:0] BRESP[1:0]	Response
	0b00	OKAY
	0b01	EXOKAY
	0b10	SLVERR
	0b11	DECERR
1		-

 Mostly used to send error codes back to CPU

We'll always just use 0b00

32-bit valve Writing Oxdeadbeef to 0x1234 06 **ACLK** UN234 **AWADDR**: CPU -> Mem Add (**AWVALID**: **AWREADY:** Ox dead beef **WDATA**: **WSTRB**: **WVALID**: **WREADY**: Mem > CPU OxO **BRESP**: **BVALID**: **BREADY**: 39

Writing Oxface to 0x1234




ARM AXI Bus

• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped

How long does a read(load) take?



High-Performance Bus Ideas

Make single transaction faster

AXI Handshake Speedup




Figure A3-2 VALID before READY handshake





Figure A3-3 READY before VALID handshake

- Both are valid
- Right is faster

What can we do to make this faster?



High-Performance Bus Ideas

Make single transaction faster

Overlap multiple transactions

Next Time

• High-Performance Busses

Martant' Tuesday

References

- https://www.youtube.com/watch?v=okiTzvihHRA
- https://web.eecs.umich.edu/~prabal/teaching/eec
 s373/
- https://en.wikipedia.org/wiki/File:Computer syste
 m bus.svg
- https://www.realdigital.org/doc/a9fee931f7a1724
 23e1ba73f66ca4081

AMBA® AXI™ and ACE™ ProtocolSpecification

08: AXI4 Lite

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

