P7. Rouled A6?

## **Exam Review**

Engr 315: Hardware / Software Codesign

Andrew Lukefahr *Indiana University* 



Some material taken from EECS370 at U. of Michigan

#### Announcements

- P7: Due Friday.
  - New SD Card / Linux Image

• Exam: on Monday

• P8: Coming Soon.

#### Exam Details

- Main 5 sections
  - Multiple questions / section
- Some short answer
- Some fill-in-the blank/code/table

#### A "Cheat" Sheet is Allowed

- 2-sided
- 8.5"x11" paper
- Handwritten (not photocopied)

# Major Topics

- Performance Profiling
- Data Structures

- Bus Interfaces
- MMIO
- DMA


### Performance Profiling

• What is profiling?

understand when application
is spending trum
• What function optimizing here?


Sort. That to comp That to share?


How do you know? most time



### Algorithm Tuning

```
def computeTheta(self, x,y, x_centre, y_centre):
    return math.atan2(x-x_centre, y-y_centre)
def sortedInsert(self, theList, x, y, x_centre, y_centre):
   for index, value in enumerate(theList):
        oldTheta = self.computeTheta(value[0],value[1],x_centre,y_centre) 
       newTheta = self.computeTheta(x,y, x_centre, y_centre)
        if oldTheta > newTheta:
            theList.insert(index, (x,y))
            return theList
    theList.append((x,y))
    return theList
```






- When is better here? list or array?
  - Inserting at the beginning? —) ((5+
  - Accessing the element at position N (i.e. values[n])
  - Accessing elements sequentially?


Array (barely)


What's funny about Python's lists?





## Bus Interfaces








• AXI4 "Full" vs. AXI4 Lite vs. AXI4 Stream

- What are the benefits of each?
- Where do we use them?

Berefits -


Fall mmFo Hish. Perl. Lite MMFO Simple Stream

Itish complexity (owperf.




When is a transmission valid?

# Transferring data on a AXI4-Stream Bus.



### Transferring data on a AXI4-Stream Bus.



#### MMIO

Juapped 700 Juapped 700 Juapped 700 Juapped 700 looks like . Define MMIO? CPU- memory • What is MMIO? reality -> Ilo Why do we use it? CPU interact w/ IIV using regular loads + stores Infrastructure for loads+

# MMIO Loads

```
Count-resi
```

• In ASM?

```
mov r2, 0x400000000;

ldr r3, [r2,+0x144]; (ood from 0x4000_0140
```


• In C?
# defive ADDR 0x4000-0144

#### MMIO Loads and Stores

```
• In ASM?
     mov r2, 0x40000000;
     ldr r3, [r2, 0x144];
• In C?
     uint32 t x = *(volatile uint32 t *)(0x40000144);
   * (volatile wint 32-t *) (0x40000144) = 32;
```


Address Data = XXI4Lite: Load 0x1234, response: 0xabcd

mon ahead



#### Linux MMIO?

What's weird about C/MMIO with Linux?



### Virtual Memory

• Linux/Hardware "translates" CPU's memory addresses into real memory addresses.


• CPU physical address

Memory virtual address

Markonary Kixing (Ox4000-0000)


/dev/uiDO + mmap

#### Multiple Masters




 What happens if both CPUs request a transaction at the same time?

### An Arbitrator selects who gets to use the bus



#### DMA



Direct Memory Access

• Define DMA? Separate ting CPU upod
• What's the goal of DMA? For wenony
copy

What steps are involved?

free-up a real CPU, use fing one instead for memory capies

(i) CPU tells DMA to copy

1 DIMA Sets "Start" Lit

from cawera

(x) store to memory

loop for all wemony DriA clears "start" bit

(7) (PU polls for "start" bit clear

### DMA Control Design


```
int32_t * from, = source address
uint32_t * to, = destination address
void dma (uint32 t * from,
              uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
       reg = from[i]; //load
       to[i] = reg; //store
```

### DMA Control Design

```
void dma (uint32 t * from,
            uint32 t * to,
             uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
      reg = from[i]; //load
      to[i] = reg; //store
```

- What interfaces do you need?
- How do you start/stop DMA?
- Design a DMA state machine?

### All DMA Registers



#### **DMA Control**

```
void dma (uint32 t * from,
            uint32 t * to,
             uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
      reg = from[i]; //load
      to[i] = reg; //store
```

- AXI4 Master Interface
  - Loads + Stores
- 5 MMIO registers
  - Control (Start)
  - Status (Done)
  - Source (from)
  - Destination (to)
  - size (in Bytes)

#### Using DMA from CPU's side:

0x0400: Control Register

0x0404: Status Register

0x0408: Source Address

0x040C: Destination Address

0x0410: Transfer Size in Bytes

#### Using DMA from CPU's side:

```
0x0400: Control Register 0x0404: Status Register 0x0408: Source Address
```

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
*((volatile uint32_t *)(0x0408))=src;

*((volatile uint32_t *)(0x040C))=dest;

*((volatile uint32_t *)(0x0410))=size;

*((volatile uint32_t *)(0x0400))= 0x1; //start

//spin until copy done
while( *((volatile uint32_t *)(0x0404)) != 0x1){;}
```

# DMA System Interface

# **Exam Review**

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

