11: Direct Memory Access (DMA)

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*



Announcements

next yr.

revaint

por count

• P3 demos due Friday

- P4 is out


 Hope full & Expect some revisions
 - Bitstream / hwh files added 🗹
 - Password: 'iuxilinx'
 - P5 is out

 4 DAA (Venly)


 P6 -> DMA (C)

user: xilinx passud: iuxilinx

Review: Multi-Master Buses



An Arbitrator selects who gets to use the bus





• What happens if both request a transaction at the same time?

Arbitration:

- Fixed-Priority -> Fast
- Round Robin > fair
- Many more...

Highest Priority First







Round Robin

Add example

Priority updates every cycle. Everyone get's equal access to highest priority



Q: How do I move data between the Camera and Memory?



A: The CPU copies data from Camera to Memory

```
#define CAMERA MMIO ADDR 0x40000004
volatile uint32 t * camera =
        (uint32 t *) (CAMERA MMIO ADDR);
#define BUF SIZE 1024;
uint32 t buf[BUF SIZE];
int main () {
   //...
   while (true) {
       copy image(camera, buf, BUF SIZE);
       detect face(buf);
```

A: The CPU copies data from Camera to Memory

```
#define CAMERA_MMIO_ADDR 0x40000004
volatile uint32 t \star camera =
        (uint32 t *) (CAMERA MMIO ADDR);
#define BUF SIZE 1024;
uint32 t buf[BUF_SIZE];
int main () {
   while (true) {
       copy image(camera, buf, BUF SIZE);
       detect face(buf);
```

```
void copy image (uint32 t * from,
              uint32 t * to,
              uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
    reg = *from;
    (i) to [i] = reg;
```

What else can the CPU do while copying data?

What else can the CPU do while copying data?

- CPU can do 1B instructions/second. (1GHz)
- 4 Instructions per loop
 - 1 load, 1 store, 1 increment, 1 branch
- 250M copies/second

4K Video: 1697 Mbps* = 212 MB / second

~85% CPU utilization for Copy!

What about Ethernet?

- CPU can do 1B instructions/second. (1GHz)
- 4 Instructions per loop
 - 1 load, 1 store, 1 increment, 1 branch
- 250M copies/second
- 1Gbps Ethernet:
- 1 Gbps Receive + 1Gbps Transmit = 2 Gbps
- 2Gbps = 250MB/second
- Nothing. ~100% of CPU required?

What if we do the copy on CPU1?

```
int main () {
     while (true) {
         ask_cpul_to_copy_image(camera, buf, BUF_SIZE);

wait_ for _ ([U] -to-finish(),
          detect face (buf);
```

What if we do the copy on CPU1?

```
CPUD
              int main () {
                 while (true) {
                     ask_cpu1_to_copy_image(camera, buf, BUF_SIZE);
                     wait_for_cpu1_done();
                     detect_face(buf);
que ue ot 1
```

CPUI

Double-Buffering

Copy on CPU1, Version 2.

```
int main () {
   ask_cpu1_to_copy_image(camera, buf1, BUF_SIZE);
   wait for cpul done();
   while (true) {
       ask_cpu1_to_copy_image(camera, buf2, BUF_SIZE);
       detect face(buf1);
       wait for cpul done();
       ask cpu1 to copy image(camera, buf1, BUF SIZE);
       detect face(buf2);
       wait for cpu1 done();
```

CPUD wait face-defed face-defect buf!

CPUI Fill buf!

CPUI buf!

CPUI buf!

Why are we wasting an entire CPU for this?

```
void copy image (uint32 t * from,
               uint32 t * to,
               uint32 t size)
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
       req = *from;
       to[i] = reg;
```


DMA: Direct Memory Access

A mini-CPU that does copy for you:

Using DMA from C:

```
int main () {
   dma_start_copy (camera, buf1, BUF_SIZE);
   dma wait for done();
   while (true) {
       dma start copy (camera, buf2, BUF SIZE);
       detect face(buf1);
       dma wait for done();
       dma start copy (camera, buf1, BUF SIZE);
       detect face(buf2);
       dma wait for done();
```

DMA has 2 interfaces



- Interface 1: Copy Memory
 - Data-Intensive Interface
 - AXI4 Master
 - Initiates Loads / Stores

- Interface 2: Tell DMA what to copy
 - Control Interface
 - AXI4 Slave
 - Responds to Loads/Stores

What's needed to do this in Hardware?

```
void dma_copy (uint32 t * from,
              uint32_t * to, destination wemany Address uint32_t size) how bis?
   register uint32 t reg;
   for (int i = 0; i < size; ++i) {
       req = *from;
       to[i] = reg;
```

Hardware Needs:

```
void dma_copy (uint32_t * from,
            uint32 t * to,
            uint32 t size)
  register uint32 t reg;
   for (int i = 0; i < size; ++i) {
      reg = *from; //load
      to[i] = reg; //store
```

MyDMA MMIO Interface

- 0x0400: Control Register
- 0x0404: Status Register
- 0x0408: Source Address
- 0x040C: Destination Address
- 0x0410: Transfer Size in Bytes

MMIO Control Register

MMIO Control Register


Control - 0x0400

31-1


Reserved

Start

MMIO Status Register



MMIO Data Registers




All MMIO Registers

CPU Store

36

Control - 0x0400	31-1 0 Reserved Start		0 Start
Status - 0x0404 RD	31-1 0 Reserved Done		
Source - 0x0408 R/W	31-0 DMA Source Address		
Destination - 0x040C	31-1 DMA Destination Address		
Size - 0x0410	31-16 Reserved DMA Transfer Size (in Bytes)		ytes)

MyDMA Interface



MyDMA Internals

DMA V1.0 Internals

- IDLE: Status[Done]=1, wait for Control[Start]
- START: Status[Done] = 0, i = 0;
- LOAD: tmp = [Source+i]
- STORE: Dest+i = tmp

Does the AXI4 Full Interface have an address?

Does the AXI4 Full Interface have an MMIO Address?

• Is pretending to be memory, or a CPU?

Does a CPU have a memory address?

• No.

MMIO is for SLAVE interfaces.

Using DMA from the CPU:

```
U×0400', Control Registre
void dma_copy ( uint32_t * '
                           uint32 t * dest,
                           uint32 t size) {
                                             *(volatile uint32+ x)(0x0408) = from;
+ (1 11 (0x0400)) = to
       register uint32 t reg;
       for (int i = 0; i < size; ++i) {
             reg = *from; //load
             to[i] = req; //store
                                              \tau (1) (0×04(0)) = site
                   *(volatile uint32-t+)(0x0400) = 0x1;
while (*(ovolatily nint32-t+)(0x0404) & 0x1)/=1)
       //code me!
```

0x0400: Control Register

> 0x0404: Status Register

0x0408: Source Address

0x040C: Destination Address

0x0410: Transfer Size in Bytes

Using DMA from the CPU:

```
0x0400: Control Register
0x0404: Status Register
0x0408: Source Address
```

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
void dma copy ( uint32 t * src,
                 uint32 t * dest,
                 uint32 t size) {
     *((volatile uint32 t *)(0x0408))=src;
     *((volatile uint32 t *)(0x040C))=dest;
     *((volatile uint32 t *)(0x0410))=size;
     *((volatile uint32 t *)(0x0400)) = 0x1; //start
     //spin until copy done
     while ( * ((volatile uint32 t *) (0x0404)) != 0x1) \{;\}
```

Using DMA from the CPU:

0x0404: Status Register

0x0400: Control Register

0x0408: Source Address

0x040C: Destination Address 0x0410: Transfer Size in Bytes

```
void dma start copy ( uint32 t * src,
                        uint32 t * dest,
                        uint32 t size) {
        *((volatile uint32 t *)(0x0408))=src;
        *((volatile uint32 t *)(0x040C))=dest;
        *((volatile uint32 t *)(0x0410))=size;
        *((volatile uint32 t *)(0x0400)) = 0x1; //start
void dma wait for done(){
        //spin until copy done?
        while ( *((uint32 t)(0x0404)) != 0x1) {;}
```

Using DMA from C:

```
int main () {
   dma_start_copy (camera, buf1, BUF_SIZE);
   dma wait for done();
   while (true) {
       dma start copy (camera, buf2, BUF SIZE);
       detect face(buf1);
       dma wait for done();
       dma start copy (camera, buf1, BUF SIZE);
       detect face(buf2);
       dma wait for done();
```

Real DMA

Register Address Map

Table 2-6: AXI CDMA Register Summary


Address Space Offset ⁽¹⁾	Name	Description
00h	CDMACR	CDMA Control
04h	CDMASR	CDMA Status
08h	CURDESC_PNTR	Current Descriptor Pointer
0Ch ⁽²⁾	CURDESC_PNTR_MSB	Current Descriptor Pointer. MSB 32 bits. Applicable only when the address space is greater than 32.
10h	TAILDESC_PNTR	Tail Descriptor Pointer
14h ⁽²⁾	TAILDESC_PNTR_MSB	Tail Descriptor Pointer. MSB 32 bits. Applicable only when the address space is greater than 32.
18h	SA	Source Address
1Ch ⁽²⁾	SA_MSB	Source Address. MSB 32 bits. Applicable only when the address space is greater than 32.
20h	DA	Destination Address
24h ⁽²⁾	DA_MSB	Destination Address. MSB 32 bits. Applicable only when the address space is greater than 32.
28h	BTT	Bytes to Transfer

Real DMA

Register Details

CDMACR (CDMA Control - Offset 00h)

This register provides software application control of the AXI CDMA.



Other DMA tweaks

```
void dma_copy (uint32_t * from,
             uint32 t * to,
             uint32 t size,
             uint32_t inc_from, uint32_t inc_to)
  register uint32_t reg;
   for (int i = 0; i < size; ++i) {
      reg = (inc_from ? *from[i] : *from);
      if (inc_to) to[i] = reg;
      else
                to = reg;
```

Other DMA tweaks

• Interrupts (not in E315)

• Repeat the transfer?

References

 https://www.xilinx.com/support/documentation/i p documentation/axi cdma/v4 1/pg034-axicdma.pdf

11: Direct Memory Access (DMA)

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

