

06: Memory-Mapped I/O

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*



Announcements (.o. 5 Ct) S /act

- Office Hours See Website / Syllabus
 - *Maybe change Thursday due to conflict
- P2: Due Tonight
 - (New Project, could be some bumps)
 - Need a Pynq
 - Groups of 2 allowed
- P3: Out now!

Optimizations thus far

- Algorithmic complexity
- Removing redundant computation
- Multithreading
- Multiprocessing*
- Python/C/Asm Interfacing
- Map to Hardware


We could also map popcount to hardware

```
import cPopcount

print (cPopcount.cPopcount(0))

import hwropcount

print hwPopcount.hwPopcount(0))
```



Data (TDATA) is only transferred when

TVALID is **1**.

This indicates the **MASTER** is trying to transmit new data.

TREADY is 1.


This indicates the **SLAVE** is ready to receive the data.

If either **TVALID** or **TREADY** are 0, **no data is transmitted**.

If TVALID and TREADY are 1, TDATA is transmitted


at the positive edge of ACLK

Transferring data on a AXI4-Stream Bus.




How would I flip all the bits of TDATA?

```
module custom hw (
     input ACLK,
     input ARESET
     input [31:0] S_TDATA,
     input S TVALID,
     output S TREADY,
     output [31:0] M TDATA,
     output M TVALID,
     input M TREADY
assign M TDATA = ~S TDATA;
assign M TVALID = S TVALID;
assign S TREADY = M TREADY;
endmodule
```



Let's build a buffer state machine.



Custom Hardware

M_TDATA

M_TVALID

M_TREADY

SLAVE

Let's build a buffer state machine.

```
input
                 ACLK,
      input ARESET,
      input [31:0] S TDATA,
      input
                     S TVALID,
                     S TREADY,
      <del>ou</del>tput
      output [31:0] M TDATA,
      output
                   M TVALID,
      input
                    M TREADY
enum {S0, S1} state, nextState;
reg [31:0] nextVal;
always ff @(posedge ACLK) begin
   if (ARESET) begin
       state <= S0;
      M TDATA <= 32'h0
   end else begin
       state <= nextState;</pre>
      M TDATA <= nextVal;
   end
end
```

module custom hw buf (


```
SLAVE
always comb begin
    S TREADY = 'h1;
                                 S TREADY
                                             M_TREADY
    M \text{ TVALID} = \text{'h0};
    nextState = state;
    nextVal = M TDATA;
    case(state)
        S0: begin
             if (S TVALID) begin
                 nextState = S1;
                 nextVal = S TDATA;
             end
        end
        S1: begin
             S TREADY = 'h0;
             M TVALID = 'h1;
             if (M TREADY) begin
                 nextState = S0;
        end
    endcase
end
```

Custom Hardware

S_TVALID

M TDATA

M_TVALID





CPUs + Memory

32 5 it (7-LO-) AABBCLIVO X Sbir Store Ox 2 0 1 -> 22 0 1 32 stre (1) X () x 4-) FFTT F [7] T Shit 6000000

3/2/5/ one one one one one

232 = ~46B





Memory-Mapped I/O

Goal: Connect I/O to memory address

Memory-Mapped I/O


• I/O devices pretend to be memory

 "Pretend Memory" I/O accessed with native CPU load/store instructions


MMIO from Assembly

• First, we need to see ARM assembly...

ARM Registers



ARM Instructions



ARM Load + Store

```
LDR R2, [R0] @ [R0] - origin address is the value found in R0.

STR R2, [R1] @ [R1] - destination address is the value found in R1.
```

```
value at [address] found in Rb
is loaded into register Ra


LDR Ra, [Rb]

STR Ra, [Rb]

value found in register Ra
is stored to [address] found in Rb
```


MMIO Store from ASM (ARM)

MMIO Store from ASM (ARM)



MMIO Load from ASM (ARM)

MMIO Load from ASM (ARM)



MMIO Store from C

```
00120
#define LED ADDR Oxffff
uint32 t * LED REG = (uint32 t *) (LED ADDR);
*LED REG = 0x1;
```

MMIO Store from C

```
#define LED_ADDR 0xffff
uint32_t * LED_REG = (uint32_t *)(LED_ADDR);
*LED REG = 0x1;
```

MMIO Load from C

STOP

MMIO Load from C

```
#define SW_ADDR Oxfffe

uint32_t * SW_REG = (uint32_t *)(SW_ADDR);

int y = (*SW_REG);

an address

Jevelenence to set memory

at Mu address
```

Problem: Does quit ever change here? Do I need to recompute (!quit)? (-O3 edition)

```
int y = 0;
int quit = y;
while(!quit)
{
    //more code
    quit = y;
}
```

Problem: Does quit ever change here? Do I need to recompute (!quit)? (-O3 edition)

```
int y = 0;
int quit = y;
while (!quit)
    //your code
    quit = y; //What if y is a switch?
```

What about here?

```
int y = 0;
uint32 t * SW REG = \&y;
int quit = (*SW REG);
while (!quit)
    //your code
    quit = (*SW REG);
```

What about here?

```
int y = 0;
uint32 t * SW REG = \&y;
int quit = (*SW REG);
while (!quit)
    //your code
    quit = (*SW REG);
```

Use volatile for MMIO addresses!

```
#define SW ADDR Oxfffe
volatile uint32 t * SW REG = (uint32 t * SW ADDR);
int quit = (*SW REG);
while (!quit)
    //more code
    quit = (*SW REG);
```

volatile Variables

• volatile keyword tells compiler that the memory value is subject to change randomly.

•Use volatile for all MMIO memory. The values change randomly!

Use volatile for all MMIO memory.

What happens here?


```
#include <stdio.h>
#include <inttypes.h>
#define REG_F00 0x40000140
int main () {
 volatile uint32_t *reg = (uint32_t *)(REG_FOO);
  *reg += 3;
  printf("0x%x\n", *reg); // Prints out new value
```

Let's find out...

What do the CPU and Memory or T/O need to communicate?

Well,

The System Bus



Next Time

• Combine MMIO + AXI Bus

06: Memory-Mapped I/O

Engr 315: Hardware / Software Codesign Andrew Lukefahr *Indiana University*

