
Test

08: AXI4 Lite

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University



Announcements



- P2: Demo due by Friday
- · P3: Out now! -> due Friday
 - Need a Pynq
 - Groups of 2 allowed

• P4: Out soon...


Project 3 Testbench

Optimizations thus far

- Algorithmic complexity
- Removing redundant computation
- Multithreading
- Multiprocessing*
- Python/C/Asm Interfacing
- Map to Hardware




Review: Memory-Mapped I/O




Use volatile for MMIO addresses!

```
#define SW ADDR Oxfffe
volatile uint32 t * SW REG = (uint32 t * SW ADDR);
int quit = (*SW REG);
while (!quit)
    //more code
    quit = (*SW REG);
```

The System Bus



Hypothetical Bus Example




Characteristics

- Asynchronous (no clock) hay, why no?
- One Initiator and One Target

Signals

- Addr[7:0], Data[7:0], CMD, REQ#, ACK#
 - CMD=0 is read, CMD=1 is write.
 - REQ# low means initiator is requesting something.
 - ACK# low means target is acknowledging the job is done.






CMD=0 is read, CMD=1 is write.

REQ# low means initiator is requesting.

ACK# low means target is acknowledging.



A read transaction

Say initiator wants to read location 0x24

- A. Initiator sets Addr=0x24, CMD=0
- B. Initiator then sets REQ# to low
- C. Target sees read request
- D. Target drives data onto data bus
- E. Target then sets ACK# to low
- F. Initiator grabs the data from the data bus
- G. Initiator sets REQ# to high, stops driving Addr and CMD
- H. Target stops driving data, sets ACK# to high terminating the transaction
- I. Bus is seen to be idle



Write transaction

CMD=0 is read CMD=1 is write.


REQ# low means initiator is requesting.

ACK# low means target is acknowledging.


Initiator wants to write 0x56 to location 0x24

| I: Addr[7:0] | 1111 0x24 | |
|--------------|-------------------|--|
| I: CMD | 1/1/ (write) | |
| I: Data[7:0] | 111 0 × 56 | |
| I: REQ# | Meo) | |
| T: ACK# | 1 (((1) (ACK) | |

Tri-State Buffer



- Drives output when enabled
- Otherwise does not drive output (high-impedance)




TBUFF in K

Can MMIO behave as memory?


Example peripherals Ox04: Push Button - Read-Only Pushed -> 1 Not Pushed -> 0 Ox05: LED Driver - Write-Only On -> 1 Off -> 0

The push-button

(if Addr=0x04 read 0 or 1 depending on button)




The LED (1 bit reg written by LSB of address 0x05)



Let's write a simple & program to turn the LED on if button is pressed.

Peripheral Details

```
0x04: Push Button - Read-Only
 Pushed -> 1
  Not Pushed -> 0
0x05: LED Driver - Write-Only
  On -> 1
  Off -> 0
```



In ASM:

```
mov r0, #0x4 % PB
mov r1, #0x5 % LED
loop: ldr r2, [r0, #0]
str r2 [r1, #0]
b loop
```

Let's write a simple C program to turn the LED on if button is pressed.

Peripheral Details

```
0x04: Push Button - Read-Only
       Pushed -> 1
       Not Pushed -> 0
    0x05: LED Driver - Write-Only
       On -> 1
       Off -> 0
For(jj)
while(1)
```

```
# define PB Ox4

Int mit Perine LED Ox5

Notation
Volume8-t ** PB-reg = (uint8-t*)(PB);

Volume8-t ** LEB-reg = (uint8-t*)(LED)
           While (i) {
                 * L2D-reg = * PB-reg;
```

Let's write a simple C program to turn the LED on if button is pressed.

Peripheral Details

```
Ox04: Push Button - Read-Only
Pushed -> 1
Not Pushed -> 0
Ox05: LED Driver - Write-Only
On -> 1
Off -> 0
```

ARM AXI Bus


• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

ARM AXI Bus

• "Advanced eXtensible Interface" Bus Version 4, "AXI4"


- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped
 - · PB poses this


Why AXI4 Lite?




Xilinx AXI Reference Guide:

"AXI4-Lite is a light-weight, single transaction memory mapped interface. It has a small logic footprint and is a simple interface to work with both in design and usage."








CPU


ACLK: AXI4 Clock

ARESETN: AXI4 Reset Not

ARESET#

MEM





AXI4 Handshaking







Figure A3-2 VALID before READY handshake

AXI4 Lite Read Transaction



What if?






What is RRESP?


Table A3-4 RRESP and BRESP encoding


| | RRESP[1:0] BRESP[1:0] | Response | |
|--------|--------------------------|----------|---|
| \int | 0b00 | OKAY | _ |
| | 0b01 | EXOKAY | |
| | 0b10 | SLVERR | |
| | 0b11 | DECERR | |
| | | - | |


 Mostly used to send error codes back to CPU

We'll always just use 0b00









Q: How do you send a 1-byte (8-bit) value on a 32-bit bus?

•A: WSTB: Write Strobe

What is WSTRB?

The WSTRB[n:0] signals when HIGH, specify the byte lanes of the data bus that contain valid information. There is one write strobe for each eight bits of the write data bus, therefore WSTRB[n] corresponds to WDATA[(8n)+7: (8n)]

Just like TKEEP of AXI-Stream

What is WSTRB here?






Figure A3-8 Narrow transfer example with 8-bit transfers





BRESP is just like RRESP

Table A3-4 RRESP and BRESP encoding

| RRESP[1:0] BRESP[1:0] | Response |
|--------------------------|----------|
| 0b00 | OKAY |
| 0b01 | EXOKAY |
| 0b10 | SLVERR |
| 0b11 | DECERR |
| | |

 Mostly used to send error codes back to CPU

We'll always just use 0b00

Writing Oxdeadbeef to 0x1234



| ACLK | | | | | | | | 1 |
|-----------------|--|--|--|--|--|--|--|---|
| AWADDR: | | | | | | | | ı |
| AWVALID: | | | | | | | | |
| AWREADY: | | | | | | | | |
| WDATA: | | | | | | | | |
| WSTRB: | | | | | | | | |
| WVALID: | | | | | | | | |
| WREADY: | | | | | | | | |
| BRESP: | | | | | | | | |
| BVALID : | | | | | | | | ı |
| BREADY: | | | | | | | | |

Writing Oxface to 0x1234




ARM AXI Bus

• "Advanced eXtensible Interface" Bus Version 4, "AXI4"

- Three Variants
 - AXI4: Fast but complicated; Memory-mapped
 - AXI4 Lite: Slow but simple; Memory-mapped
 - AXI4 Stream: Fast and simple; Not memory-mapped

How long does a read(load) take?



High-Performance Bus Ideas

Make single transaction faster

AXI Handshake Speedup




Figure A3-2 VALID before READY handshake





Figure A3-3 READY before VALID handshake

- Both are valid
- Right is faster

What can we do to make this faster?



High-Performance Bus Ideas

Make single transaction faster

Overlap multiple transactions

Next Time

High-Performance Busses

Martant' Tuesday

References

- https://www.youtube.com/watch?v=okiTzvihHRA
- https://web.eecs.umich.edu/~prabal/teaching/eec
 s373/
- https://en.wikipedia.org/wiki/File:Computer syste
 m bus.svg
- https://www.realdigital.org/doc/a9fee931f7a1724
 23e1ba73f66ca4081

AMBA® AXI™ and ACE™ ProtocolSpecification

08: AXI4 Lite

Engr 315: Hardware / Software Codesign Andrew Lukefahr Indiana University

