

# 数字电路实验报告

实验题目:FPGA 实验平台及 IP 核使用学生姓名:孔浩宇学生学号:PB20000113完成日期:2022/11/24

## 1 实验题目

FPGA 实验平台及 IP 核使用

### 2 实验目的

- 1. 熟悉 FPGAOL 在线实验平台结构及使用
- 2. 掌握 FPGA 开发各关键环节
- 3. 学会使用 IP 核 (知识产权核)


## 3 实验环境

- (1) vlab.ustc.edu.cn
- (2) fpagol.ustc.edu.cn
- (3) Logisim
- (4) Vivado


### 4 实验练习

#### 题目 1

COE 文件如图



#### 存储器设置如图



#### 设计文件如图

```
module T1(
    input [3:0]sw,
    output [7:0]led
    );
    dist_mem_gen_0 dist_mem_gen_0(
    .a(sw),
    .spo(led)
    );
endmodule
```

#### 约束文件如图


```
## FPGAOL LED (signle-digit-SEGPLAY)

set_property -dict { PACKAGE_PIN C17 | IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; set_property -dict { PACKAGE_PIN D18 | IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; set_property -dict { PACKAGE_PIN G17 | IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; set_property -dict { PACKAGE_PIN D17 | IOSTANDARD LVCMOS33 } [get_ports { led[4] }]; set_property -dict { PACKAGE_PIN D17 | IOSTANDARD LVCMOS33 } [get_ports { led[4] }]; set_property -dict { PACKAGE_PIN F18 | IOSTANDARD LVCMOS33 } [get_ports { led[6] }]; set_property -dict { PACKAGE_PIN G18 | IOSTANDARD LVCMOS33 } [get_ports { led[7] }];

## FPGAOL_SWITCH

set_property -dict { PACKAGE_PIN D14 | IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }];
```

#### 运行结果如图



#### 题目 2


#### 设计文件如图

```
module t2(
   input clk,
   input [7:0]sw,
    output reg [3:0]h,
   output reg An
   );
   rea [19:0] cnt:
   wire clk 100hz;
   assign clk 100hz= (cnt>=500000);
   always@(posedge clk)
   begin
       if(cnt>=999999) cnt<=0;
       else cnt<= cnt+1;
   end
   always@(posedge clk)
   begin
        if(clk 100hz)begin
            An<=1'b1:
            h<=sw[7:4];
        end
        else begin
            An<=1'b0;
            h<=sw[3:0];
   end
endmodule
```

#### 约束文件如图

```
# Clock signal
#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK10} |
## FPGAOL BUTTON & SOFT CLOCK
#set property -dict { PACKAGE PIN B18 IOSTANDARD LVCMOS33 } [get ports { rst }];
## FPGAOL HEXPLAY
set property -dict { PACKAGE PIN Al4
                          IOSTANDARD LVCMOS33 } [get ports { h[0] }];
## FPGAOL SWITCH
set_property -dict { PACKAGE PIN D14
                          IOSTANDARD LVCMOS33 } [get_ports { sw[0] }];
set property -dict { PACKAGE PIN F16
                          IOSTANDARD LVCMOS33 } [get_ports { sw[1] }];
set_property -dict { PACKAGE_PIN G16
                          IOSTANDARD LVCMOS33 } [get_ports { sw[2] }];
set_property -dict { PACKAGE_PIN H14
set_property -dict { PACKAGE_PIN E16
                          IOSTANDARD LVCMOS33 } [get_ports { sw[3] }];
                          IOSTANDARD LVCMOS33 } [get_ports { sw[4] }];
set_property -dict { PACKAGE_PIN F13
                          IOSTANDARD LVCMOS33 } [get_ports { sw[5] }];
```

#### 运行结果如图



#### 题目 3


#### 设计文件如图

```
module T3(
                                                                 begin
        input clk, rst,
                                                                     deca_sec <= 4'h0;</pre>
        output reg[3:0] h,
                                                                     if (sec >= 4'h9)
        reg [1:0]An
                                                                     begin
                                                                         sec <= 4'h0;
    wire clk_10hz,clk_200hz;
                                                                          if (ten_sec >= 4'h5)
    reg[23:0] cnt_1;
                                                                         begin
    reg[19:0] cnt_2;
                                                                             ten_sec <= 4'h0;
    assign clk_10hz= (cnt_1 == 24'h1);
                                                                             if (min >= 4'h9) min <= 4'h0;
    assign clk_200hz= (cnt_2 == 20'h1);
                                                                              else min <= min + 1;
    always@(posedge clk)
                                                                          end
    begin
                                                                         else ten_sec <= ten_sec + 1;</pre>
        if(rst) cnt_1 <= 0;</pre>
                                                                     end
        else if(cnt_1 >= 9999999) cnt_1 <= 0;
                                                                 else sec <= sec + 1:
        else cnt_1 <= cnt_1+1;</pre>
    end
                                                                 else deca_sec <= deca_sec + 1;</pre>
    always@(posedge clk)
    begin
                                                             end
      if(rst) cnt_2 <= 0;
                                                             always @(posedge clk)
        else if(cnt_2 >= 499999) cnt_2 <= 0;
                                                             begin
        else cnt_2 <= cnt_2+1;</pre>
                                                                if (clk_200hz)
    reg [3:0] deca_sec , sec, ten_sec , min;
                                                                     if (An >= 2'h3) An <= 2'h0;
    always @(posedge clk)
                                                                     else An <= An + 1;
    begin
                                                                 end
        if (rst)
                                                             end
        begin
                                                             always @(posedge clk)
           min <= 4'h1;
                                                             begin
            ten_sec <= 4'h2;
                                                                case(An)
            sec <= 4'h3;
                                                                 2'h0: h <= deca sec;
            deca_sec <= 4'h4;</pre>
                                                                2'h1: h <= sec;
        end
                                                                 2'h2: h <= ten_sec;
        else if (clk_10hz)
                                                                 2'h3: h <= min;
        begin
                                                                 endcase
        if (deca_sec >= 4'h9)
                                                         endmodule
```

#### 约束文件如图

```
# Clock signal
#create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {CLK1
## FPGAOL BUTTON & SOFT CLOCK
## FPGAOL HEXPLAY
set_property -dict { PACKAGE PIN A14
                                IOSTANDARD LVCMOS33 } [get_ports { h[0] }];
set_property -dict { PACKAGE_PIN Al3
                                IOSTANDARD LVCMOS33 } [get_ports { h[1] }];
set_property -dict { PACKAGE_PIN A16
set_property -dict { PACKAGE_PIN A15
                                IOSTANDARD LVCMOS33 } [get_ports { h[2] }];
                                IOSTANDARD LVCMOS33 } [get_ports { h[3] }];
set property -dict { PACKAGE PIN B17
                                IOSTANDARD LVCMOS33 } [get_ports { An[0] }];
set_property -dict { PACKAGE_PIN B16
                                IOSTANDARD LVCMOS33 } [get_ports { An[1] }];
```

#### 运行结果如图



# 5 总结与思考

- 1. 学会了在 vivado 中使用 ip 核和生成时钟
- 2. 本次实验难度较大
- 3. 本次实验任务量非常重
- 4. 好迷, 完全不知道在搞什么