

数字电路实验报告

 学生姓名:
 孔浩宇

 学生学号:
 PB20000113

信号处理及有限状态机

完成日期: 2022/12/1

实验题目:

1 实验题目

信号处理及有限状态机

2 实验目的

- 1. 进一步熟悉 FPGA
- 2. 掌握几种常见的信号处理技巧
- 3. 掌握有限状态机的设计方法
- 4. 能够使用有限状态机设计功能电路

3 实验环境

- (1) vlab.ustc.edu.cn
- (2) fpagol.ustc.edu.cn
- (3) Logisim
- (4) Vivado

4 实验练习


题目 1


代码如图

```
module tl(
   input clk, rst,
   output led
   );
   reg [1:0] curr_state;
   reg [1:0] next_state;
   endcase
   end
   always @(posedge clk or posedge rst) begin
       if(rst)
          curr_state <= C_0;
       else
          curr_state <= next_state;
   end
   assign led = (curr_state==2'bll)? 1'bl:1'b0;
endmodule
```

题目 2

构造四位 D 触发器如图





题目 3


设计文件代码如图

```
module t3(
    input clk, rst, sw, btn,
    output reg [2:0] hexplay_an,
    reg [3:0] hexplay_data
    );
    reg b;
    always @(posedge clk) b <= btn;
    reg[7:0] curr, next;
    initial curr=8'hlf;
    initial next=8'hlf;
    always @(posedge clk)begin
        if(sw) next <= curr + 8'h1;
        else next <= curr - 8'h1;
    end
    always @(posedge b or posedge rst)begin
        if(rst) curr <= 8'hlf;
        else curr <= next:
    end
    reg [2:0] cnt;
    always @(posedge clk)begin
        cnt <= cnt+1;
        hexplay_an <= {2'b00,cnt[2]};
        if(cnt[2]) hexplay_data <= curr[7:4];
        else hexplay_data <= curr[3:0];
    end
endmodule
```

约束文件如图

```
## Clock signal
set_property -dict { PACKAGE_PIN E3
                                             IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L12P_T1
set_property -dict { PACKAGE_PIN B18
                                              IOSTANDARD LVCMOS33 } [get_ports { btn }]; #IO_L12P_T.
## FPGAOL SWITCH
set_property -dict { PACKAGE_PIN D14
                                              IOSTANDARD LVCMOS33 } [get_ports { sw }];
## FPGAOL HEXPLAY
set_property -dict { PACKAGE_PIN Al4
                                             IOSTANDARD LVCMOS33 } [get_ports { hexplay_data[0] }];
set_property -dict { PACKAGE_PIN Al3
set_property -dict { PACKAGE_PIN Al6
                                              IOSTANDARD LVCMOS33 } [get_ports { hexplay_data[1] }];
IOSTANDARD LVCMOS33 } [get_ports { hexplay_data[2] }];
set property -dict { PACKAGE PIN Al5
                                              IOSTANDARD LVCMOS33 } [get_ports { hexplay_data[3] }];
                                             IOSTANDARD LVCMOS33 } [get_ports { hexplay_an[0] }];
IOSTANDARD LVCMOS33 } [get_ports { hexplay_an[1] }];
IOSTANDARD LVCMOS33 } [get_ports { hexplay_an[2] }];
set_property -dict { PACKAGE_PIN B17
set_property -dict { PACKAGE_PIN B16
set_property -dict { PACKAGE_PIN A18
```

烧写结果如图



题目 4

设计文件代码如图

```
module t4(
                                                         reg flag;
    input clk,sw,btn,
                                                         always @(posedge clk)
                                                                                     flag <= btn;
    output reg[2:0] hexplay_an,
                                                         always @(posedge flag)
    output reg[3:0] hexplay_data
                                                         begin
                                                             last num [15:12] <= last num[11:8];
    reg [4:0]cnt;
                                                              last_num [11:8] <= last_num[7:4];
                                                             last_num [7:4] <= last_num[3:0];
last_num [3:0] <= {3'b0,sw};
    reg [15:0]last_num;
    initial last num = 16'd0;
    initial cnt <= 5'd0;
                                                             curr_state <= next_state;</pre>
    reg [1:0] curr_state;
reg [1:0] next_state;
parameter a = 2'b00;
                                                         reg [3:0] num_now;
                                                         initial num now = 4'b0;
    parameter b = 2'b01;
                                                         reg [3:0] state_now;
    parameter c = 2'bl0;
                                                         always @(*)
    parameter d = 2'bl1;
                                                             state_now = {2'b00,curr_state};
    initial curr_state = 2'b00;
    always @(*) begin
                                                         always @(posedge flag)
        case(curr_state)
                                                         begin
                                                             if(last_num[11:0] == 12'h110 && sw ==0)
            a:
             begin
                 if(sw == 1)
                                                                 num_now <= num_now+4'bl;</pre>
                               next state = b;
                                                             end
                 else next_state = a;
                                                         end
             end
            b:
                                                         always @(posedge clk)
            begin
                                                         begin
                 if(sw == 1)
                                 next_state = c;
                                                             if(cnt == 5'd24)
                 else next_state = a;
                                                                 cnt <= 5'd0;
             end
                                                             else
             C:
                                                                 cnt <= cnt+5'd1;
                                                         end
                 if(sw == 1)     next_state = c;
                                                        always @(posedge clk)begin
if(cnt <5'd4)begin
                 else next state = d;
             end
                                                                 hexplay_an <= 3'blll;
             d:
                                                                 hexplay_data <= num_now;
             beain
                if(sw == 1)
                                 next state = b;
                                                             else if(cnt <5'd8)begin
                 else next_state = a;
            end
                                                                 hexplay_an <= 3'b101;
        endcase
                                                                 hexplay_data <= state_now;
    end
                                                             else if(cnt <5'd12)begin
                                                                 hexplay_an <= 3'b011;
                                                                 hexplay_data <= last_num[15:12];
                                                             end
                                                             else if(cnt <5'd16)begin
                                                                 hexplay_an <= 3'b010;
                                                                 hexplay_data <= last_num[11:8];
                                                             else if(cnt <5'd20)begin
                                                                 hexplay_an <= 3'b001;
                                                                 hexplay_data <= last_num[7:4];
                                                            else if(cnt <5'd24)begin
                                                                hexplay_an <= 3'b000;
hexplay_data <= last_num[3:0];</pre>
                                                            end
                                                        end
                                                    endmodule
```

约束文件如图

```
## Clock signal
#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}];
set_property -dict { PACKAGE_PIN B18
                    IOSTANDARD LVCMOS33 } [get_ports { btn }]; #IO_L12P_T1
## FPGAOL SWITCH
## FPGAOL HEXPLAY
set_property -dict { PACKAGE_PIN Al4
                   IOSTANDARD LVCMOS33 } [get_ports { hexplay_data[0] }];
set_property -dict { PACKAGE_PIN A15
set_property -dict { PACKAGE_PIN B17
                    IOSTANDARD LVCMOS33 } [get_ports { hexplay_data[3] }];
IOSTANDARD LVCMOS33 } [get_ports { hexplay_an[0] }];
```

烧写结果如图



5 总结与思考

- 1. 进一步熟悉了 FPGA 的开发流程
- 2. 本次实验难度较大
- 3. 本次实验任务量较多
- 4. 无