Embedded Electronics Lab

Ragesh Ramachandran Vivekanandan Pazhanirajan

Question 1: To display number 5 on digit 0 of the 7-segment display of the Xilinx cool runner board.




Fig 1: Circuit for the program 1

The program was done using the concept of components so we used three entity and their architecture. The first entity was for decoder which is necessary for selecting the corresponding digit on the seven-segment display. There are 4 digits in the display and each of these can be individually selected. Only 2-bits are necessary for the selection of 4 digits. So, the entity 'decoder' has input 'aff' which is a 'standard_logic_vector' of 2 bits and an output digit which is also a 'standard_logic_vector' of 4 bits. The architecture part of the decoder decides the behavior of the decoder. The 'aff' is used to select a particular 'digit' in the display

```
elibrary IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity decoder is port
    (aff: in std_logic_vector (1 downto 0);
    digit: out std_logic_vector (3 downto 0));
end decoder;

architecture archi_decoder of decoder is

begin
    with aff select
    digit <= "1110" when "00",
        "1101" when "01",
        "0111" when "11",
        "0111" when "11",
        "1111" when others;

end archi_decoder;

end archi_decoder;</pre>
```

This part of the program is used to display digits in the seven-segment display using the 4-bit inputs. The seven-segment display can display 10 digit from 0 to 9.

The entity 'bcdTo7seg' part has 'di' as the input which is a 'std_logic_vector' of 4 bits and segments as the output which is a 'std_logic_vector' of 7 bits. The architecture 'arCbcdToseg' part decides the numbers (0 to 9) based on the input 'di'

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std logic unsigned.all;
entity bcdTo7seg is port
(di: in std logic vector (3 downto 0);
segments: out std logic vector (6 downto 0));
end bcdTo7seg;
architecture arCbcdTo7seg of bcdTo7seg is
begin
   with di select
         segments <= "0000001" when "0000",
                 "1001111" when "0001",
             "0010010" when "0010",
             "0000110" when "0011",
             "1001100" when "0100",
             "0100100" when "0101",
             "0100000" when "0110",
             "0001111" when "0111",
             "0000000" when "1000",
             "0000100" when "1001",
             "1111111" when others;
end arCbcdTo7seg;
```

The entity 'program1' part has 'digit' as the output with 'std_logic_vector' of 4-bits' and 'segments' as the output with 'std_logic_vector' of 7-bits. The architecture 'Behavioural' part gets the signal 'aff' and 'di'. Now we use the decoder and 7-segment display written before as components in this program so we can reuse it. The components 'decoder' and 'bcdTo7seg' are defined in the architecture 'Behavioural' part. Now we use a command named "portmap" and using this 'aff' and 'digit' are port mapped and also the 'di' and 'segments' are port mapped. Now the output of the display is 5 on the digit at unit's place

Question 2: To display value 0 on digit 0 of the Xilinx cool runner board.




Fig 2: Circuit for the program 2

The same program was used for this question with only a small modification in the architecture 'Behavioural' part. This is the advantage of using the components it helps in using the code again with minor changes. So, in this program the 'aff' is assigned "00" which select the digit in unit's place and the digit is assigned "0000" which display the number '0' in the 7-segment display.

```
end arCbcdTo7seg;
entity program1 is port
      ( digit: out std logic vector (3 downto 0);
    segments: out std logic vector (6 downto 0));
end program4;
architecture Behavioral of program1 is
    signal aff: std logic vector (1 downto 0);
    signal di: std logic vector (3 downto 0);
    component decoder port
        (aff: in std logic vector (1 downto 0);
       digit: out std logic vector (3 downto 0));
    end component;
    component bcdTo7seg port
        (di: in std logic vector (3 downto 0);
        segments: out std logic vector (6 downto 0));
    end component;
begin
   aff = "00";
   di = "0000"
    digit: decoder port map ( aff,digit);
    segment: bcdTo7seg port map (di,segments);
end Behavioral;
```




Fig 3: Circuit for the program 3

This program was done using 4 entities and they are:

- o 'Decoder' for selecting the digit place to be displayed.
- o 'BcdTo7seg' to display the digit in the 7-segment display.
- o 'Counter' to do a modulo 4 counter and also uses this to display "2008" in the display.
- o 'Prog4' to combine all these entity as components and display the output "2018"

The entity decoder has 'aff' as input of type 'std_logic_vector' of 2-bits and 'digit' as output of type 'std_logic_vector' of 4-bits. The architecture part of the decoder decides the behavior of the decoder. The 'aff' is used to select a particular 'digit' in the display.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std_logic_unsigned.all;
entity decoder is port
    (aff: in std logic vector (1 downto 0);
    digit: out std logic vector (3 downto 0));
end decoder;
architecture archi_decoder of decoder is
begin
    with aff select
         digit <= "1110" when "00",
          "1101" when "01",
          "1011" when "10",
          "0111" when "11",
          "1111" when others;
end archi_decoder;
```

Entity 'Decoder'

The entity 'bcdTo7seg' part has 'di' as the input which is a 'std_logic_vector' of 4 bits and segments as the output which is a 'std_logic_vector' of 7 bits. The architecture 'arCbcdToseg' part decides the numbers (0 to 9) based on the input 'di'

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity bcdTo7seg is port
(di: in std logic vector (3 downto 0);
segments: out std_logic_vector (6 downto 0));
end bcdTo7seg;
architecture arCbcdTo7seg of bcdTo7seg is
begin
   with di select
         segments <= "0000001" when "0000",
                 "1001111" when "0001",
             "0010010" when "0010",
             "0000110" when "0011",
             "1001100" when "0100",
             "0100100" when "0101",
             "0100000" when "0110",
             "0001111" when "0111",
             "0000000" when "1000",
             "0000100" when "1001",
             "1111111" when others;
end arCbcdTo7seg;
```

Entity BcdTo7seg'

- The entity 'counter' has 'clk' as input of type 'std_logic' which is used for the counter to start counting at every rising edge of the clock.
- 'di' as output of type 'std_logic_vector' of 4 bits which is used for selecting the number to be displayed from 0 to 9 in the 7-segement display.

• 'aff' as output of type 'std_logic_vector' of 2 bits which is used for selecting the digit place to display the number

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std logic unsigned.all;
entity counter is port
    (clk: in std logic;
    di: out std logic vector (3 downto 0);
    aff: out std logic vector (1 downto 0));
end counter;
architecture archi counter of counter is
    signal count: integer :=0 ;
    signal divclk: std logic :='0';
    signal affc:std logic vector (1 downto 0);
```

Entity 'Counter'

In the architecture we made two processes. First process is used for division of the clock frequency from 8 Mhz to a lower value. This done by using a signal count which is incremented every rising edge of the clock and once the value of the count reaches 400000 then the new clock is generated and this repeats as long as the clock is available.

The second process uses this newly generated clock to initialize the process and, in this process, for every rising edge of the new clock the digits as well as the digit place is selected.

```
begin
    process(clk)
    begin
    if rising edge(clk) then
        count <= count + 1;</pre>
        if cn = 4000000 then
        divclk <= not(divclk);
        count \leq 0;
        end if;
    end if;
    end process;
    process(divclk)
    begin
        if rising edge(divclk) then
        case affc is
            when "00" => di <= "1000";
            when "01" => di <= "0001";
            when "10" => di <= "0000";
            when "11" => di <= "0010";
            when others => di <= "0000";
        end case;
            affc<=affc+1;
            aff<=affc;
        end if;
    end process;
end archi counter;
```

The entity 'pro4' part has 'digit' as the output with 'std_logic_vector' of 4-bits' which is used to select the digit place and 'segments' as the output with 'std_logic_vector' of 7-bits which displays the digit and 'clk' as input of type 'std_logic' which is used for the counter to start counting at every rising edge of the clock.

The architecture 'archi_prog4' part uses the signal 'aff' and 'di'. Now we use the decoder and 7-segment display and counter written before as components in this program. The components 'decoder', 'bcdTo7seg' and 'Counter' are defined in the architecture 'archi_prog4' part before the program begins.

```
entity prog4 is port
      ( digit: out std_logic_vector (3 downto 0);
    segments: out std_logic_vector (6 downto 0);
    clk: in std logic;
    bp0,bp1: in std_logic);
end prog4;
architecture archi prog4 of prog4 is
    signal aff: std logic vector (1 downto 0);
    signal di: std logic vector (3 downto 0);
    component decoder port
        (aff: in std_logic_vector (1 downto 0);
        digit: out std logic vector (3 downto 0));
   end component;
   component bcdTo7seg port
        (di: in std_logic_vector (3 downto 0);
        segments: out std_logic_vector (6 downto 0));
   end component;
   component counter port
        (clk: in std_logic;
        di: out std_logic_vector (3 downto 0);
        aff: out std_logic_vector (1 downto 0) :="00");
    end component;
```

Now we use a command named "portmap" and using this 'aff' and 'digit' are port mapped, 'di' and 'segments' are port mapped and 'aff', 'clk' and 'di' are port mapped. Now the output of the display is "2008"

```
129
130
131 begin
132
133 digit: decoder
134 port map ( aff, digit);
135 segment: bcdTo7seg
136 port map (di, segments);
137 counter:counter
138 port map(clk, di, aff);
139
140 end archi_prog4;
141
```




Fig 4: Results obtained

Question 4: To implement a calculator using Xilinx cool runner II

The goal of this lab is to implement a calculator in Xilinx cool runner with the following requirements:

 $z = x \sim y$ with


- ~ operator is either+ or -or *
- x on the left digit (Digit 3)
- y on Digit 2
- z on the 2 right digits (Digit 1 Digit 0)

Choose x and y:

- x increments (modulo 10) each time youpressBP0
- y increments (modulo 10) each time youpressBP1

Operator is fixed by switch SW0 and SW1:

- + if SW0 = 0 and SW1 = 0
- - if SW0 = 1 and SW1 = 0
- * if SW1 = 1






Fig 5: Circuit for the calculator

This program was done using 5 entities and they are:

- o 'Decoder' for selecting the digit place to be displayed.
- o 'BcdTo7seg' to display the digit in the 7-segment display.
- o 'Counter' to do a modulo 4 counter operation.
- o 'Calculator' to do the operation on the inputs and also to input the numbers and operands
- o 'Program5 to combine all these entity as components and then display the output on the 7-segment display as per the specifications

Entity 'Decoder'

The entity decoder has 'aff' as input of type 'std_logic_vector' of 2-bits and 'digit' as output of type 'std_logic_vector' of 4-bits. The architecture part of the decoder decides the behavior of the decoder. The 'aff' is used to select a particular 'digit' in the display.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity decoder is port
(aff: in std_logic_vector (1 downto 0);
digit: out std_logic_vector (3 downto 0));
end decoder;

architecture archi_decoder of decoder is

begin
with aff select
digit <= "1110" when "00",
"1011" when "11",
"1111" when "11",
"1111" when others;

end archi_decoder;

end archi_decoder;
```

Entity BcdTo7seg'

The entity 'bcdTo7seg' part has 'di' as the input which is a 'std_logic_vector' of 4 bits and segments as the output which is a 'std_logic_vector' of 7 bits. The architecture 'arCbcdToseg' part decides the numbers (0 to 9) based on the input 'di'

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity bcdTo7seg is port
(di: in std logic vector (3 downto 0);
segments: out std_logic_vector (6 downto 0));
end bcdTo7seg;
architecture archi 7seg of bcdTo7seg is
begin
    with di select
         segments <= "0000001" when "0000",
                      "1001111" when "0001",
                      "0010010" when "0010",
                      "0000110" when "0011",
                      "1001100" when "0100",
                      "0100100" when "0101",
                      "0100000" when "0110",
                      "0001111" when "0111",
                      "0000000" when "1000",
                      "0000100" when "1001",
                      "1111111" when others;
end archi 7seg;
```

Entity 'Counter'

| Entity Counter

The entity 'counter' has 'clk' as input of type 'std_logic' which is used for the counter to start counting at every rising edge of the clock.

'di' as output of type 'std_logic_vector' of 4 bits which is used for selecting the number to be displayed from 0 to 9 in the 7-segement display.

'aff' as output of type 'std_logic_vector' of 2 bits which is used for selecting the digit place to display the number

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity counter is port
(clk: in std_logic;
aff: out std logic vector (1 downto 0));
end counter;
architecture archi counter of counter is
signal cn: integer :=0;
signal divclk: std_logic :='0';
signal affc:std_logic_vector (1 downto 0);
begin
Clock_div: process(clk)
begin
   if clk'event and clk='1' then
                if cn= 400000 then
                divclk <= not(divclk);</pre>
                cn<=0;
    end if;
end process;
pfs1: process(divclk)
begin
        if divclk'event and divclk='1' then
                    affc<=affc-1;
                aff<=affc;
        end if;
end process;
end archi counter;
```

Entity 'Calculator'

The entity takes 'bp0', 'bp1',' sw0',' sw1' as inputs of 'std_logic' in order to get inputs form the switches, 'aff' as input of 2-bits of type 'std_logic_vector' and 'di' of 4-bits as output of type 'std_logic_vector'.

In the architecture of the calculator we need 5 signals of type 'std_logic_vector' and 4-bits each. This is for performing the operations as well as selecting the units and tens place in the display.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity calculator is port
bp0,bp1 : in std logic;
sw0,sw1 : in std logic;
aff: in std logic vector(1 downto 0);
di: out std logic vector(3 downto 0));
end calculator;
architecture archi calculator of calculator is
signal x: std logic vector (3 downto 0)
signal y: std logic vector (3 downto 0)
signal z: std logic vector (7 downto 0)
signal units: std logic vector (3 downto 0)
signal tens: std logic vector (3 downto 0)
```

The process 'increment_XY' is used for incrementing the values of 'x' and 'y' and this process is triggered using the outputs of the button switches 'bp0', 'bp1'. Modulo 10 operation is done because we want only the numbers from 0 to 9.

- x increments (modulo 10) each time youpressBP0
- y increments (modulo 10) each time youpressBP1

The process 'operation' is used for selecting the operands. The process is triggered when it receives signal from 'sw0', 'sw1'.

```
• + if SW0 = 0 and SW1 = 0
```

- - if SW0 = 1 and SW1 = 0
- * if SW1 = 1

```
begin
increment_XY: process(bp0,bp1)
        if bp0'event and bp0 = '0' then
            y \le y+1;
            end if;
        if bp1'event and bp1 = '0' then
            x \le x+1;
        end if;
        if y="1010" then
                    y<="0000";
        end if;
        if x="1010" then
                    x<="0000";
        end if;
end process;
operation: process(sw0,sw1)
variable N: integer:=1;
```

```
begin

if swl='0' then

if sw0='0' then

z<= ("000" & x) + ("000" & y);

elsif sw0='1' then

if x>y then

z<= x-y;

else

z<= y-x;

end if;

elsif swl='1' then

z <= x*y;

end if;

end if;

end if;

end if;

end if;</pre>
```

This part of the code is used to separate the units and the tens place of the output z'. We tried using MOD operator but it did not produce the results as expected so we discussed with other groups and came to this solution. This performs the same operation as that of MOD operator.

The output is processed to determine its units and tens place. This is then used to select the corresponding digits in the 7-segment display.

```
for N in 1 to 9 loop
            if (10*N) = z then
                units <="0000";
                tens <= conv std logic vector(N,4);
                exit;
            elsif (10*N) > z then
                units <= z - 10*(N-1);
                tens <= conv std logic vector(N,4)-1;
                exit;
            end if;
        end loop;
end process;
with aff select
        di<= y when "10",
             x when "11",
              units when "00",
              tens when "01",
              "1000" when others;
end archi calculator;
```

The entity 'program5' is the final entity and it has 'clk','bp0', 'bp1',' sw0',' sw1' as inputs of 'std_logic, 'digit as output of 4-bits of type 'std_logic_vector' to select the digits place and 'segments' of 7-bits as output of type 'std_logic_vector' for displaying the numbers on 7-segment display.

In the architecture of program5 we used the concepts of components to make the programming easier. We used the entities 'deoder', 'bcdTo7Seg', 'counter', 'calculator' inside the architecture and now we just need to portmap the inputs and outputs.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity program5 is port
digit: out std logic vector (3 downto 0);
segments: out std logic vector (6 downto 0);
clk: in std_logic;
bp0,bp1: in std_logic;
sw0,sw1: in std logic);
end program5;
architecture Behavioral of program5 is
signal aff: std logic vector (1 downto 0);
signal di: std logic vector (3 downto 0) ;
component decoder port
    (aff: in std logic vector (1 downto 0);
    digit: out std logic vector (3 downto 0));
end component;
component bcdTo7seg port
    (di: in std logic vector (3 downto 0);
    segments: out std logic vector (6 downto 0));
end component;
component counter port
    (clk: in std logic;
    aff: out std_logic_vector (1 downto 0));
end component;
component calculator port
  (bp0,bp1 : in std_logic;
   sw0,sw1 : in std_logic;
   aff: in std_logic_vector(1 downto 0);
    di: out std logic vector(3 downto 0));
end component;
```

- portmap the input 'aff' and output 'digit' of the counter
- portmap the input 'clk' and output 'aff' of the decoder.
- portmap the input 'di' and output 'segments' of the decoder.
- portmap the inputs 'bp0', 'bp1', 'sw0', 'sw1' and outputs aff' and 'di' of the decoder.

```
begin
decoder
port map ( aff,digit);
bcdTo7seg
port map (di,segments);
counter
port map(clk,aff);
calculator
port map(bp0,bp1,sw0,sw1,aff,di);
end Behavioral;

end Behavioral;
```

Results obtained




Fig 6: Addition operation




Fig 7: Multiplication operation




Fig 8: Subtraction operation

 $\textbf{Video link:}\ \underline{https://drive.google.com/open?id=1c7B8S07kvOYUtDbuzeuENgBPgMNBJ9Am}$