

PULSE AND DIGITAL TECHNIQUES

ALU Unit


Enrique J. Castellano Martín

Index

1. Selected Project
2. Materials
3. VHDL Programming
4. Video


Selected Project

- ALU unit with its own set of arithmetic/logic/binary operations.
- An ALU (Arithmetic Logic Unit) is combinational digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers.



Selected Project

- I inspired in the device 74181:
 - First complete ALU on a single chip
 - It's a 4-bit wide ALU
 - It can perform all the traditional add / subtract / decrement operations with or without carry, as well as AND / NAND, OR / NOR, XOR, and shift.



VHDL Programming

- Implementation Constraints File

```

1  # CoolRunner-II CPLD Starter Board
2
3  # Inputs
4  # Pushbuttons
5  NET BTN0      LOC = P143;
6  NET BTN1      LOC = P94;
7  # Slide Switches
8  NET SW0       LOC = P39;
9  NET SW1       LOC = P124;
10
11 # Outputs
12 # LEDs
13 #NET LED<0>    LOC = P69;
14 #NET LED<1>    LOC = P68;
15 #NET LED<2>    LOC = P66;
16 #NET LED<3>    LOC = P64;
17
18 # Seven-Segment Display(s)
19 NET D_POS<0>    LOC = P126;
20 NET D_POS<1>    LOC = P128;
21 NET D_POS<2>    LOC = P129;
22 NET D_POS<3>    LOC = P130;
23 NET D_SEG<0>    LOC = P56;    # a
24 NET D_SEG<1>    LOC = P53;    # b
25 NET D_SEG<2>    LOC = P60;    # c
26 NET D_SEG<3>    LOC = P58;    # d
27 NET D_SEG<4>    LOC = P57;    # e
28 NET D_SEG<5>    LOC = P54;    # f
29 NET D_SEG<6>    LOC = P61;    # g
30 #NET D_SEG<7>    LOC = P59;    # dp
31
32 # Clock
33 #NET clk        LOC = P38;

```

VHDL Programming

- VHDL module

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;    -- needed for +/- operations
5
6  -- Input/output description
7  entity top is
8  port (
9
10         BTN0: in std_logic;    -- button 0
11         BTN1: in std_logic;    -- button 1
12         SW0: in std_logic;     -- switch 0
13         SW1: in std_logic;     -- switch 1
14         D_POS: out std_logic_vector(3 downto 0);    -- display positions
15         D_SEG: out std_logic_vector(6 downto 0)    -- display segments
16     );
17 end top;
18
19 -- Internal structure description
20 architecture Behavioral of top is
21     -- internal signal definitions
22     signal variable1: std_logic_vector(3 downto 0) := "0000";
23     signal inp_a: std_logic_vector(3 downto 0) := "0000";
24     signal inp_b: std_logic_vector(3 downto 0) := "0000";
25     signal inp_alu: std_logic_vector(3 downto 0) := "0000";
26

```


VHDL Programming

- VHDL module

```

27  begin
28      process(SW1,SW0,BTN0,BTN1)
29      begin
30          if SW1='0' then
31              if SW0='0' then
32                  if BTN0='0' then
33                      inp_a <= "0000";
34                  end if;
35                  if BTN1='0' then
36                      inp_a <= inp_a + 1;
37                  end if;
38              else
39                  if BTN0 = '0' then
40                      inp_b <= "0000";
41                  end if;
42                  if BTN1 = '0' then
43                      inp_b <= inp_b + 1;
44                  end if;
45              end if;

```


```

46      else
47          if SW0='1' then
48              if BTN0 = '0' then
49                  inp_alu <= inp_a - inp_b;
50              else
51                  inp_alu <= inp_a + inp_b;
52              end if;
53          else
54              if BTN0='0' then
55                  inp_alu <= inp_a or inp_b;
56                  if BTN1='0' then
57                      inp_alu <= inp_a nand inp_b;
58                  end if;
59              end if;
60              if BTN1='0' then
61                  inp_alu <= inp_a and inp_b;
62              else
63                  inp_alu <= inp_a xor inp_b;
64              end if;
65          end if;
66      end if;
67  end process;

```


VHDL Programming

- VHDL module



Video



Thank you for your attention