

PULSE AND DIGITAL TECHNIQUES

ALU Unit


Enrique J. Castellano Martín

Index

- 1. Selected Project
- 2. Materials
- 3. VHDL Programming
- 4. Video

Selected Project


- ALU unit with its own set of arithmetic/logic/binary operations.
- An ALU (Arithmetic Logic Unit) is combinational digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers.



Selected Project

- I inspired in the device 74181:
 - First complete ALU on a single chip
 - It's a 4-bit wide ALU
 - It can perform all the traditional add / subtract / decrement operations with or without carry, as well as AND / NAND, OR / NOR, XOR, and shift.

Materials



Implementation Constraints File

```
# CoolRunner-II CPLD Starter Board
     # Inputs
     # Pushbuttons
    NET BTNO
                    LOC = P143;
    NET BTN1
                    LOC = P94;
    # Slide Switches
    NET SW0
                    LOC = P39;
    NET SW1
                    LOC = P124;
    # Outputs
    # LEDs
     #NET LED<0>
                     LOC = P69;
                     LOC = P68;
     #NET LED<1>
15
     #NET LED<2>
                     LOC = P66;
     #NET LED<3>
                     LOC = P64;
17
    # Seven-Segment Display(s)
    NET D POS<0>
                    LOC = P126;
    NET D POS<1>
                    LOC = P128;
    NET D_POS<2>
                    LOC = P129;
    NET D_POS<3>
                    LOC = P130;
    NET D SEG<0>
                    LOC = P56;
                    LOC = P53;
    NET D_SEG<1>
                                   # b
    NET D_SEG<2>
                    LOC = P60;
                                   # C
    NET D SEG<3>
                    LOC = P58;
                                   # d
    NET D SEG<4>
                    LOC = P57;
                                   # e
27
    NET D_SEG<5>
                    LOC = P54;
                                   # f
    NET D SEG<6>
                    LOC = P61;
                                   # g
    #NET D SEG<7>
                     LOC = P59;
                                   # dp
     # Clock
     #NET clk
                     LOC = P38;
```


VHDL module

```
library ieee;
    use ieee.std logic 1164.all;
    use ieee.std_logic_arith.all;
    use ieee.std logic unsigned.all; -- needed for +/- operations
4
    -- Input/output description
    entity top is
8
    port (
9
                           BTN0: in std logic; -- button 0
                           BTN1: in std logic; -- button 1
                       SWO: in std logic; -- switch 0
11
                           SW1: in std logic;
                                               -- switch 1
12
                           D POS: out std logic vector(3 downto 0);
                                                                   -- display positions
13
                           D SEG: out std logic vector(6 downto 0)
121
                                                                   -- display segments
            );
15
16
    end top;
     -- Internal structure description
     architecture Behavioral of top is
19
         -- internal signal definitions
20
21
         signal variable1: std logic vector(3 downto 0) :="0000";
         signal inp_a: std_logic_vector(3 downto 0) :="0000";
22
         signal inp b: std logic vector(3 downto 0) :="0000";
23
         signal inp_alu: std_logic_vector(3 downto 0) :="0000";
24
```


VHDL module

```
46
                                                                   else
     begin
                                                                        if SW0='1' then
                                                        47
         process(SW1,SW0,BTN0,BTN1)
28
                                                                           if BTN0 = '0' then
                                                        48
         begin
                                                                               inp alu <= inp a - inp b;
             if SW1='0' then
                                                                           else
31
                  if SW0='0' then
                                                                               inp alu <= inp a + inp b;
                      if BTN0='0' then
32
                                                                           end if;
                          inp a <= "0000";
                                                                       else
                                                                           if BTN0='0' then
                                                        54
34
                      end if:
                                                                               inp alu <= inp a or inp b;
                      if BTN1='0' then
                                                                              if BTN1='0' then
                                                        56
                          inp a \le inp a + 1;
                                                                                  inp alu <= inp a nand inp b;
37
                      end if:
                                                                               end if:
                  else
                                                                           end if;
                      if BTN0 = '0' then
                                                                           if BTN1='0' then
                          inp b <= "0000";
                                                                              inp alu <= inp a and inp b;
                                                        61
                                                                           else
                      end if:
41
                                                                               inp alu <= inp a xor inp b;
                      if BTN1 = '0' then
42
                                                                           end if;
                                                        64
43
                          inp b \le inp b + 1;
                                                                        end if:
44
                      end if:
                                                                   end if;
                  end if;
45
                                                        67
                                                                end process;
```

VHDL module



Video



Thank you for your attention