




Title FPGA 3.3V			
Size: A4	Number: 2	Revision: 1	
Date: 30/11/2020	Time: 21:12:46	Sheet 2 of 9	
File: FPGA_3.3V.SchDoc			




U9G



Altera 10M04SCE144C8G




U9H




Altera 10M04SCE144C8G

U9I




Altera 10M04SCE144C8G

U9J





Altera 10M04SCE144C8G

Title FPGA 1.2V			
Size: A4	Number:3	Revision:1	
Date: 30/11/2020	Time: 21:12:46	Sheet3 of 9	
File: FPGA_1.2v.SchDoc			

U9L

CONFIGURATION	
TMS (VREFB1N0, IO, DIFF_RX_L11n, DIFFOUT_L11n)	
TCK (VREFB1N0, IO, DIFF_RX_L11p, DIFFOUT_L11p)	
TDI (VREFB1N0, IO, DIFF_RX_L12n, DIFFOUT_L12n)	
TDO (VREFB1N0, IO, DIFF_RX_L12p, DIFFOUT_L12p)	
CONFIG_SEL (VREFB8N0, IO)	
nCONFIG (VREFB8N0, I)	
nSTATUS (VREFB8N0, IO, DIFFIO_RX_T24p, DIFFOUT_T24p)	
CONF_DONE (VREFB8N0, IO, DIFFIO_RX_T24n, DIFFOUT_T24n)	

Altera 10M04SCE144C8G

Title **FPGA JTAG**

Size: A4

Number:4



Revision:1


Date: 30/11/2020

Time: 21:12:46

Sheet4 of 9

File: FPGA_JTAG.SchDoc





Title **DAC_0**

Size: **A4**

Number: **6**

Revision: **1**


Date: **30/11/2020**







Time: **21:12:46**


Sheet **6** of **9**

File: **DAC0.SchDoc**







Title <i>Clock and Buffers</i>			
Size: A4	Number:8	Revision:1	
Date: 30/11/2020	Time: 21:12:47	Sheet8 of 9	
File: ClockAndBuffers.SchDoc			

