


Unit 3 Lesson 4

Guirguis Hedia

- main.c File



```
#include "stdint.h"
#define SYSCTL_RCGC2_R      *((volatile unsigned long*)0x400FE108)
#define GPIO_PORTF_DIR_R    *((volatile unsigned long*)0x040025400)
#define GPIO_PORTF_DEN_R    *((volatile unsigned long*)0x04002551C)
#define GPIO_PORTF_DATA_R   *((volatile unsigned long*)0x0400253FC)

int main()
{
    volatile unsigned long delay_count;
    SYSCTL_RCGC2_R=0x20;
    //Delay to make sure GPIOF is up to and running
    for (delay_count ;delay_count<200;delay_count++ );

    GPIO_PORTF_DIR_R |= (1<<3); //Direction is Output fot pin 3 Port F
    GPIO_PORTF_DEN_R |= (1<<3);

    while(1)
    {
        GPIO_PORTF_DATA_R |=(1<<3);
        for (delay_count ;delay_count<20000;delay_count++ );
        GPIO_PORTF_DATA_R &=~(1<<3);
        for (delay_count ;delay_count<20000;delay_count++ );
    }
    return 0;
}
```

- Startup File

```
//guiguis newia
#include <stdint.h>
extern int main (void);

void Reset_Handler(void) ;

void Default_Handler()
{
    Reset_Handler();
}

void NMI_Handler (void) __attribute__ ((weak, alias ("Default_Handler")));
void H_Fault_Handler(void) __attribute__ ((weak, alias ("Default_Handler")));

//extern unsigned int _stack_top;
//booking 1024 Byte by .bss though uninitialize array of int 256 Element (256*4=1024)
static unsigned long Stack_top[256];

//pointer is constant
void( * const g_p_fn_Vectors[] () __attribute__((section(".vectors"))) = /*g_p_fn_Vectors is array to pointer for function take nothing and return void*/
{
    (void (*)()) ((unsigned long)Stack_top+sizeof(Stack_top)) ,
    &Reset_Handler,
    &NMI_Handler,
    &H_Fault_Handler
};

extern unsigned int _E_text ;
extern unsigned int _S_DATA ;
extern unsigned int _E_DATA ;
extern unsigned int _S_bss ;
extern unsigned int _E_bss ;
```

```
void Reset_Handler(void)
{
    //copy data Section From Flash to Ram
    unsigned int DATA_size =(unsigned char*) &_E_DATA - (unsigned char*)&_S_DATA ;//
    unsigned char* P_src =(unsigned char*)&_E_text;
    unsigned char *P_dst =(unsigned char*)&_S_DATA;

    for(int i=0;i<DATA_size;i++)
    {
        *((unsigned char *)P_dst++) = *((unsigned char *)P_src++) ;
    }
    //init .bss section in SRAM =0
    unsigned int bss_size =(unsigned char*) &_E_bss - (unsigned char*)&_S_bss ;
    P_dst=(unsigned char*)&_S_bss;
    for(int i=0 ;i<bss_size;i++)
    {
        *((unsigned char *)P_dst++) = (unsigned char)0 ;
    }

    //jump main()
    main();
}
```

- LinkerScript File

```

main.c x | main.c x | startup.c x | linker_script.ld x |
/*Linker Script CortexM3
Guirguis Hedia
*/
MEMORY
{
flash(RX) : ORIGIN =0x00000000, LENGTH =512M
sram(RWX) : ORIGIN =0x20000000, LENGTH =512M

}

SECTIONS
{
    .text : {
        *(.vectors*)
        *(.text*)
        *(.rodata)
        _E_text = .;
    }>flash

    .data : {
        _S_DATA = . ;
        *(.data)
        . = ALIGN(4) ;
        _E_DATA = . ;
    }>sram AT> flash

    .bss : {
        _S_bss = . ;
        *(.bss*)
        _E_bss = . ;
    }> sram
}

```

- MakeFile

```
1.c  main.c  startup.c  linker_script.ld  makefile

#@Copyright : Guiguis Hedia

CC=arm-none-eabi-
CFLAGS=-gdwarf-2 -mcpu=cortex-m4 -g
INCS=-I .
LIBS=
SRC= $(wildcard *.c)
OBJ= $(SRC:.c=.o)
As= $(wildcard *.s)
AsOBJ= $(As:.s=.o)

Project_Name=Unit3_lab4_CortexM4

all: $(Project_Name).bin
    @echo "=====Build is Done=====
#startup.o: startup.s
#    $(CC)as.exe $(CFLAGS) $< -o $@

%.o: %.c
    $(CC)gcc.exe -c $(CFLAGS) $(INCS) $< -o $@

$(Project_Name).elf: $(OBJ) $(AsOBJ)
    $(CC)ld.exe -T linker_script.ld $(LIBS) $(OBJ) $(AsOBJ) -o $@ -Map=Map_file.map
    cp $(Project_Name).elf $(Project_Name).axf
$(Project_Name).bin: $(Project_Name).elf

    $(CC)objcopy.exe -O binary $< $@

clean_all:
    rm *.o *.elf *.bin

clean:
    rm *.elf *.bin
```

- MapFile

Memory Configuration

Name	Origin	Length	Attributes
flash	0x00000000	0x20000000	xr
sram	0x20000000	0x20000000	xrw
default	0x00000000	0xffffffff	

Linker script and memory map

```
.text          0x00000000      0x128
*(.vectors*)
.vectors       0x00000000      0x10 startup.o
               0x00000000      g_p_fn_Vectors
```

```
*(.text*)
.text          0x00000010      0x90 startup.o
               0x00000010      H_Fault_Handler
               0x00000010      Default_Handler
               0x00000010      NMI_Handler
               0x0000001c      Reset_Handler
.text          0x000000a0      0x88 main.o
               0x000000a0      main
```

```
*(.rodata)
               0x00000128      _E_text = .

.glue_7        0x00000128      0x0
.glue_7        0x00000128      0x0 linker stubs

.glue_7t       0x00000128      0x0
.glue_7t       0x00000128      0x0 linker stubs

.vfp11_veneer  0x00000128      0x0
.vfp11_veneer  0x00000128      0x0 linker stubs

.v4_bx         0x00000128      0x0
.v4_bx         0x00000128      0x0 linker stubs

.iplt          0x00000128      0x0
.iplt          0x00000128      0x0 startup.o

.rel.dyn       0x00000128      0x0
.rel.plt       0x00000128      0x0 startup.o
```

- MapFile Part2

```
*(.data)
.data          0x20000000      0x0 load address 0x00000128
               0x20000000      _S_DATA = .

*(.data)
.data          0x20000000      0x0 startup.o
.data          0x20000000      0x0 main.o
               0x20000000      . = ALIGN (0x4)
               0x20000000      _E_DATA = .

.igot.plt      0x20000000      0x0 load address 0x00000128
.igot.plt      0x20000000      0x0 startup.o



.bss           0x20000000      0x400 load address 0x00000128
               0x20000000      _S_bss = .

*(.bss*)
.bss           0x20000000      0x400 startup.o
.bss           0x20000400      0x0 main.o
               0x20000400      E bss = .
```


```
LOAD startup.o
LOAD main.o
```

Simulation Steps in Keil_uvisionil :

- Choose The Folder Which Has The file You Want To Simulated and Write The Executable file Name , and Choose Use Simulator



- Start Debugging





```


ned long*) 0x400FE108)
ned long*) 0x040025400)
ned long*) 0x04002551C)

```


- Check of The output




- Use Logical Analyzer



- Set Configuration For Logical Analyzer



- Output of The Logical Analyzer



Registers

Register	Value
R0	0x00000000
R1	0x00000000
R2	0x00004E1F
R3	0x00004E20
R4	0x00000000
R5	0x00000000
R6	0x00000000
R7	0x00000000
R8	0x00000000
R9	0x00000000
R10	0x00000000
R11	0x00000000
R12	0x00000000
R13	0x00000000
R14	0x00000000
R15	0x00000000
R16	0x00000000
R17	0x00000000
R18	0x00000000
R19	0x00000000
R20	0x00000000
R21	0x00000000
R22	0x00000000
R23	0x00000000
R24	0x00000000
R25	0x00000000
R26	0x00000000
R27	0x00000000
R28	0x00000000
R29	0x00000000
R30	0x00000000

Logic Analyzer

Setup: Load Save Min Time: 0s Max Time: 16.32481ms Grid: 1us Zoom: In Out All Auto Undo Update Screen: Stop Clear Transition: Prev Next Jump to: Code Trace Signal Info: Show Cycles Cursor Amplitude: Timestamps Enable

16.30394ms 16.32494ms

PORTF

Disassembly Logic Analyzer

startup.c main.c

```
18 GPIO_PORTF_DIR_R |= (1<<3); //Direction is Output for
19 GPIO_PORTF_DEN_R |= (1<<3);
20
21 while(1)
22 {
23     GPIO_PORTF_DATA_R |= (1<<3);
24     for (delay_count; delay_count<20000; delay_count++)
25         GPIO_PORTF_DATA_R ^= (1<<3);
26     for (delay_count; delay_count<20000; delay_count++)
27         GPIO_PORTF_DATA_R ^= (1<<3);
28 }
29 return 0;
30 }
```

Port F Hardware

TM4C123

SW1 PF3 16 MHz

SW2 PF4 LED

PF0 PF1 LED Green

Port F Registers

DATA: 0x19 PUR: 0x00 LOCK: 0x01

DIR: 0x08 PDR: 0x00 CR: 0x1E

DEN: 0x08 RCGC2: 0x00000020 Clock enabled

Grading Controls

Number from edC: Grade Score: 0

Copy this to edC:

Call Stack - Locals

\\unit3_lab4_cortexM4\\main.c\\26

Name	Location/Value	Type
------	----------------	------