

Max frequency signal generation

Embedded Systems Intermediate Exam 1

> Done by: EKSfmu-16 gr. st. Arūnas Butkus Checked by: doc. dr. Andrius Ušinskas

Work goal: using VHDL in DE0 development board generate maximum possible frequency periodical signal.

Algorithms used in tasks.




Fig. 1. "Algorithm" for signal generation.

Results analysis.

All in all it is simple operation: on each clock rising edge a counter is increased (Fig. 1) and that counter value is directly tied to output – when counter is an even number output is high, when an odd number output is low. Thus generating a periodic square-ish wave signal. In theory maximum frequency of a generated square wave is 25 MHz because FPGA clock is 50 MHz so due to there being two distinct states in the signal that needs to be switched between we get 25 MHz maximum. That is what the oscilloscope shows as well (Fig. 2).

Fig. 3. Example audio signal.


Conclusions.


Simple VHDL script that switches the output voltage level on a single pin. Though the signal generated has significant rising and dropping edge noises and the end signal doesn't really seem like a square wave signal, which it should be. Though the frequency is correct.


Source code.


```
01 library ieee;
02 use ieee.std logic 1164.all;
03
04 entity IESigGen is
05 Port (
06
            CLOCK 50 : IN STD LOGIC;
07
            SW : IN STD LOGIC VECTOR (9 DOWNTO 0);
08
           KEY : IN STD LOGIC VECTOR(2 DOWNTO 0);
09
          HEX0 : OUT STD LOGIC VECTOR(7 DOWNTO 0);
10
          HEX1 : OUT STD LOGIC VECTOR(7 DOWNTO 0);
11
          HEX2: OUT STD LOGIC VECTOR (7 DOWNTO 0);
12
           HEX3 : OUT STD LOGIC VECTOR (7 DOWNTO 0);
           LEDG : OUT STD LOGIC VECTOR(9 downto 0);
13
14
           GPIO 0 : OUT STD LOGIC VECTOR (2 DOWNTO 0)
    );
15
16 end IESigGen;
17
18 architecture Whatever of IESigGen is
20 signal timer count : INTEGER := 0;
21 signal counter : INTEGER := 0;
22
23 begin
24
25
      WITH timer count MOD 2 SELECT GPIO 0 <=
26
           "001" WHEN 0,
27
            "000" WHEN OTHERS;
28
29
    process (CLOCK 50)
    begin
31
            if rising edge (CLOCK 50) then
32
                  timer count <= timer count + 1;</pre>
33
                  if (timer count = TIMER MAX) then
34
                        counter <= counter + 1;</pre>
35
                        timer count <= 0;
36
                  end if;
37
            end if;
38
     end process;
39
40 end Whatever;
```

Electrical schemes:









EP3C16F484	Carlot D31	GPIO0 D26 T8 GPIO1 D27 T8 GPIO1 D27 T9 GPIO1 D27 T9 GPIO1 D27 R10 GPIO1 D30 V6 GPIO1 D30 V6 GPIO1 D29 U8 G	GPICO DIO.311 GPICO CLKNINO.11 GPICO CLKOUTIO.1
	IO3_0 IO3_1 IO3_1 IO3_2 IO,DQS1B IO,DQS8B IO,DQS8B IO,VREFB3N0 IO,VREFB3N1 IO,PLL1_CLKOUTh IO,PLL1_CLKOUTh CLK14_DIFFCLK_6n CLK15_DIFFCLK_6n	DIFFIO_B17n,DQ5B DIFFIO_B17p,DQ5B DIFFIO_B18n,DM4B DIFFIO_B18p,DQ5B	
•	T11 LU11 AB10 GPIOQ D8 YB WB WB WB Y4 AB3 GPIO0 CLKOUTO AA3 GPIO0 CLKOUTO AA3 GPIO1 CLKIN0 AA11 GPIO1 CLKIN0 AA11 GPIO1 CLKIN1	W10 GPIO0 D25 V11 GPIO0 D23 AA10 GPIO0 D9 V10 GPIO0 D24	
mE	GPIO1 D12 W15 GPIO1 D18 AA17 GPIO1 D18 AA17 GPIO1 D12 W15 GPIO1 D13 V15 GPIO1 D18 Y17 GPIO1 D18 Y17 GPIO1 D1 W17 GPIO1 D1 AA20 GPIO1 D1 AA20 GPIO1 D10 U15 GPIO1 D10 R15 GPIO1 D10 R15	AB13 AA13 AA15 AA15 AA15	GPIO1 DI0311 GPIO1 CLKOUTI01 GPIO1 CLKOUTI01
EP3C16F484	•	DIFFIO_B19n,DQ4B DIFFIO_B20n,DQ4B DIFFIO_B20n,DQ4B DIFFIO_B21n,DQ54B DIFFIO_B21n,DQ54B DIFFIO_B21p,DQ4B DIFFIO_B22p,DQ4B DIFFIO_B23p,DQ4B DIFFIO_B23p,DQ4B DIFFIO_B23p,DQ4B	10.11 V4D
	BANK4 IO4_0 IO4_1 IO4_2 IO,DQ2B IO,DQS2B IO,RDN2 IO,RUP2 IO,VREFB4N0 IO,VREFB4N1 IO,PLL4_CLKOUTn IO,PLL4_CLKOUTp CLK12,DIFFGLK_7n CLK13,DIFFGLK_7p		
	R13 GPIO0 D21 V12 GPIO1 D5 AA18 GPIO1 D4 V13 AB19 GPIO1 D3 AA19 GPIO1 D2 V16 W14 R16 GPIO1 CLKOUT0 T16 GPIO1 CLKOUT1 AB12 GPIO0 CLKIN0 AA12 GPIO0 CLKIN0 AA12 GPIO0 CLKIN0		

