



VILNIUS GEDIMINAS
TECHNICAL UNIVERSITY
FACULTY OF ELECTRONICS

DEPARTMENT OF ELECTRONIC SYSTEMS

Variable frequency signal generation

Embedded Systems
Intermediate Exam 1

Done by: EKSfmu-16 gr. st. Arūnas Butkus
Checked by: doc. dr. Andrius Ušinskas

Vilnius, 2017

Work goal: using DE0 development board generate periodical signal showing frequency using HEX displays and allowing to change said frequency with switches.

Algorithms used in tasks.




Fig. 1. “Algorithm” for signal generation.

Results analysis.




Fig. 2. Signal generation without any frequency division.

All in all it is simple operation. First on each clock rising edge a counter is increased and that value is tested against a threshold value x and, if counter is greater than x , then it is reset and another counter, y , is increased. Threshold value x is calculated from the switches – switches representing a binary number. 10 switches give x value ranging from 0 to 1023. In practice, x is on or off cycle count, since the second counter is used to determine the output state – output high when counter even, output low when counter odd. This means that it is effectively a frequency divider. In same cycle frequency for display is also determined, by a simple equation. HEX

displays are directly tied to that frequency value. Examples of operation are shown in Figure 3 and can also be viewed on YouTube at <https://youtu.be/Wulkias8waE>




Fig. 3. Few examples of signal generation using the divider.

Conclusions.

Well, it works and is quite precise. The 4 HEX displays can't provide much precision when indicating target frequency in some cases, but does point to the right direction. By the way the signal is a square wave with maximum frequency of 25 MHz. And in this particular setup minimum frequency is 48 kHz.

Source code.



```
001 library ieee;
002 use ieee.std_logic_1164.all;
003 use ieee.numeric_std.all;
004
005 entity IESigGen is
006   Port (
007     CLOCK_50 : IN STD_LOGIC;
008     SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
009     KEY : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
010     HEX0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
011     HEX1 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
012     HEX2 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
013     HEX3 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
014     LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
015     GPIO_0 : OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
016   );
017 end IESigGen;
018
019 architecture Whatever of IESigGen is
020
021   signal timer_count    : INTEGER := 0;
022   signal counter        : INTEGER := 0;
023   SIGNAL FREQUENCY      : INTEGER := 0;
024   signal INTERVAL      : INTEGER := 0;
025
026   begin
027
028     WITH FREQUENCY mod 10 SELECT HEX0 <=
029       "11000000" WHEN 0,
030       "11111001" WHEN 1,
031       "10100100" WHEN 2,
032       "10110000" WHEN 3,
033       "10011001" WHEN 4,
034       "10010010" WHEN 5,
035       "10000010" WHEN 6,
036       "11111000" WHEN 7,
037       "10000000" WHEN 8,
038       "10010000" WHEN 9,
039       "01111111" WHEN OTHERS;
040
041     WITH (FREQUENCY / 10) mod 10 SELECT HEX1 <=
042       "11000000" WHEN 0,
043       "11111001" WHEN 1,
044       "10100100" WHEN 2,
045       "10110000" WHEN 3,
046       "10011001" WHEN 4,
047       "10010010" WHEN 5,
048       "10000010" WHEN 6,
049       "11111000" WHEN 7,
050       "10000000" WHEN 8,
051       "10010000" WHEN 9,
052       "01111111" WHEN OTHERS;
053
054     WITH (FREQUENCY / 100) mod 10 SELECT HEX2 <=
055       "01000000" WHEN 0,
056       "01111001" WHEN 1,
057       "00100100" WHEN 2,
058       "00110000" WHEN 3,
059       "00011001" WHEN 4,
060       "00010010" WHEN 5,
```



```


061         "00000010" WHEN 6,
062         "01111000" WHEN 7,
063         "00000000" WHEN 8,
064         "00010000" WHEN 9,
065         "01111111" WHEN OTHERS;
066
067     WITH (FREQUENCY / 1000) mod 10 SELECT HEX3 <=
068         "11000000" WHEN 0,
069         "11111001" WHEN 1,
070         "10100100" WHEN 2,
071         "10110000" WHEN 3,
072         "10011001" WHEN 4,
073         "10010010" WHEN 5,
074         "10000010" WHEN 6,
075         "11111000" WHEN 7,
076         "10000000" WHEN 8,
077         "10010000" WHEN 9,
078         "01111111" WHEN OTHERS;
079
080     WITH COUNTER MOD 2 SELECT GPIO_0 <=
081         "001" WHEN 0,
082         "000" WHEN OTHERS;
083
084     process(CLOCK_50)
085     begin
086         if rising_edge(CLOCK_50) then
087             timer_count <= timer_count + 1;
088             if (timer_count >= INTERVAL) then
089                 counter <= counter + 1;
090                 timer_count <= 0;
091             end if;
092
093             INTERVAL <= TO_INTEGER(UNSIGNED(SW));
094             FREQUENCY <= 5000 / ((INTERVAL+1)*2);
095
096         end if;
097     end process;
098
099 end Whatever;





```

Electrical schemes:



BUTTON[0..2] 
 SW[0..9] 





HEX0 D0 81
 HEX1 D0 81
 HEX2 D0 81
 HEX3 D0 81

DRAM D10 151
 DRAM A10 121
 DRAM DQM0 11
 DRAM BA0 11

U4G

HEX0 D0	E11	DIFFIO_T16n,PADD13	DIFFIO_T32n
HEX0 D1	F11	DIFFIO_T16p,PADD14,DM4T	DIFFIO_T32p,DQ2T
HEX1 D0	A13	DIFFIO_T17n,PADD11,DQ4T	
HEX1 D1	B13	DIFFIO_T17p,PADD12,DQS4T	
HEX1 D3	A14	DIFFIO_T18n,PADD8,DQ4T	
HEX1 D4	B14	DIFFIO_T18p,PADD10,DQ4T	
HEX1 D2	C13	DIFFIO_T18n,PADD7	
HEX0 Dp	D13	DIFFIO_T19p,PADD8,DQ4T	
HEX1 D6	A15	DIFFIO_T20n,PADD5,DQ4T	
HEX1 Dp	B15	DIFFIO_T20p,PADD6,DQ4T	
HEX0 D4	G12	DIFFIO_T21n	
HEX0 D6	F13	DIFFIO_T21p,PADD4,DQS2T	
HEX0 D3	H13	DIFFIO_T22n	
HEX0 D2	H12	DIFFIO_T22p	
HEX1 D5	E14	DIFFIO_T23n,PADD3,DQ4T	
HEX0 D5	F12	DIFFIO_T23p	
HEX2 D1	A16	DIFFIO_T24n,DM2T	BANK7
HEX2 D2	B16	DIFFIO_T24p,DQ4T	
HEX2 D4	A17	DIFFIO_T25n,PADD1,DQ2T	
HEX2 D5	B17	DIFFIO_T25p,PADD2	
HEX2 D3	D15	DIFFIO_T26n	
HEX2 Dp	E15	DIFFIO_T26p,DQ2T	
HEX2 Dp	A18	DIFFIO_T27n,DQ2T	
HEX3 D0	B18	DIFFIO_T27p,PADD0	
HEX3 D4	H14	DIFFIO_T28p	
HEX3 D5	C18	DIFFIO_T29p,DQ2T	
HEX3 D6	G15	DIFFIO_T29p,DQ2T	
HEX2 D1	F14	DIFFIO_T30n	
HEX3 D1	F15	DIFFIO_T30p,DQS0T	
HEX3 Dp	G16	DIFFIO_T31n,DQ2T	
		DIFFIO_T31p	
		CLK8,DIFFCLK_5n	
		CLK9,DIFFCLK_5p	

EP3C16F484

U4H

DRAM RAS_n	F7	DIFFIO_T1n,DM3T	
DRAM CS_n	G7	DIFFIO_T1p	
DRAM A3	C3	DIFFIO_T2n,DQ3T	
DRAM A0	C4	DIFFIO_T2p,DATA12,DQS1T	
DRAM A1	A3	DIFFIO_T3n,DATA10,DQ3T	
DRAM A2	B3	DIFFIO_T3p,DATA11,DQ3T	
DRAM D7	F8	DIFFIO_T4n,DATA9,DQ3T	
DRAM CAS_n	G8	DIFFIO_T4p	
DRAM BA1	A4	DIFFIO_T5n,DQ3T	
DRAM A10	B4	DIFFIO_T5p,DATA8,DQ3T	
DRAM D4	F8	DIFFIO_T6n	
DRAM D15	F10	DIFFIO_T6p,DATA6,DQ3T	
DRAM D2	H10	DIFFIO_T7n	
DRAM D6	H8	DIFFIO_T7p	
DRAM D1	G10	DIFFIO_T8n	
DRAM D6	G8	DIFFIO_T8p	
DRAM A12	C8	DIFFIO_T8n,DATA14,DQS3T	BANK8
DRAM A8	C7	DIFFIO_T9p,DATA13,DM5T	
DRAM A7	A8	DIFFIO_T10n,PADD19,DQ5T	
DRAM A6	B8	DIFFIO_T10p,DATA15,DQ5T	
DRAM A11	A7	DIFFIO_T11n,PADD18,DQ5T	
DRAM A9	B7	DIFFIO_T11p,DATA4,DQ5T	
DRAM D8	A8	DIFFIO_T12n,DATA2,DQ5T	
DRAM DQM1	B8	DIFFIO_T12p,DATA3,DQ5T	
DRAM D10	A8	DIFFIO_T13n,PADD16,DQ5T	
DRAM D9	B8	DIFFIO_T13p,PADD17,DQ5T	
DRAM D13	A10	DIFFIO_T14p,DQ5T	
DRAM D12	B10	DIFFIO_T14p,PADD15	
DRAM D0	D10	DIFFIO_T15n,DQ5T	
DRAM D14	E10	DIFFIO_T15p	
		CLK10,DIFFCLK_4n	
		CLK11,DIFFCLK_4p	

EP3C16F484

B5 DRAM BA0
 C10 DRAM D11
 E7 DRAM DQM0
 G11
 H11
 A5 DRAM A4
 C8 DRAM A5
 E9 DRAM D3
 D8 DRAM WE_n
 E6 DRAM CKE
 E6 DRAM CLK
 A11
 B11



U4D	
GPIO0 D6	AB13
GPIO0 D7	AA13
GPIO0 D5	AB14
GPIO0 D4	AA14
GPIO0 D18	V13
GPIO0 D19	W13
GPIO0 D3	AB15
GPIO0 D2	AA15
GPIO1 D21	T12
GPIO1 D20	U12
GPIO0 D0	AB18
GPIO1 D1	AA18
GPIO1 D7	AB17
GPIO1 D6	AA17
GPIO0 D16	V14
GPIO0 D20	U13
GPIO1 D12	W15
GPIO1 D13	V15
GPIO1 D11	T15
GPIO1 D18	T14
GPIO1 D8	Y17
GPIO1 D9	W17
GPIO1 D1	AB20
GPIO1 D0	AA20
GPIO0 D17	U14
GPIO1 D10	U15
GPIO1 D19	R15
GPIO1 D19	R14
DIFIO_B16n, DQ4B	
DIFIO_B16p, DQ4B	
DIFIO_B20n, DQ4B	
DIFIO_B20p, DQ4B	
DIFIO_B21n, DQ54B	
DIFIO_B21p, DQ4B	
DIFIO_B22n, DQ4B	
DIFIO_B22p, DQ4B	
DIFIO_B23n	
DIFIO_B23p, DQ4B	
DIFIO_B24n, DQ2B	
DIFIO_B24p, DM2B	
DIFIO_B25n	
DIFIO_B25p	
DIFIO_B26n, DQ2B	
DIFIO_B26p	
BANK4	
IO4_0	
IO4_1	
IO4_2	
R13	
V12	GPIO0 D21
V11	GPIO1 D5
AA18	
AB18	GPIO1 D4
V13	
AB19	GPIO1 D3
AA19	GPIO1 D2
V16	
W14	
R16	GPIO1 CLKOUT0
T16	GPIO1 CLKOUT1
AB12	GPIO0 CLKIN0
AA12	GPIO0 CLKIN1
CLK12, DIFCLK_7n	
CLK13, DIFCLK_7p	
IO, PLL4_CLKOUTn	
IO, PLL4_CLKOUTp	
IO, VREFB4N0	
IO, VREFB4N1	
IO, RDN2	
IO, RUP2	
IO, DQAS2B	
IO, DQAS2B	
DIFIO_B28p, DQ50B	
DIFIO_B28n, DQ2B	
DIFIO_B27p, DQ2B	
DIFIO_B27n, DQ2B	
DIFIO_B28n, DQ2B	
DIFIO_B28p	
DIFIO_B29p, DQ2B	
DIFIO_B29n, DQ2B	
DIFIO_B30n, DQ2B	
DIFIO_B30p	
DIFIO_B31n	
DIFIO_B31p	
DIFIO_B32n	
DIFIO_B32p	
DIFIO_B32p	

EP3C10F484

