

Variable frequency signal generation

Embedded Systems Intermediate Exam 1

> Done by: EKSfmu-16 gr. st. Arūnas Butkus Checked by: doc. dr. Andrius Ušinskas

Work goal: using DE0 development board generate periodical signal showing frequency using HEX displays and allowing to change said frequency with switches.

Algorithms used in tasks.




Fig. 1. "Algorithm" for signal generation.

Results analysis.




Fig. 2. Signal generation without any frequency division.

All in all it is simple operation. First on each clock rising edge a counter is increased and that value is tested against a threshold value x and, if counter is greater than x, then it is reset and another counter, y, is increased. Threshold value x is calculated from the switches – switches representing a binary number. 10 switches give x value ranging from 0 to 1023. In practice, x is on or off cycle count, since the second counter is used to determine the output state – output high when counter even, output low when counter odd. This means that it is effectively a frequency divider. In same cycle frequency for display is also determined, by a simple equation. HEX

displays are directly tied to that frequency value. Examples of operation are shown in Figure 3 and can also be viewed on YouTube at https://youtu.be/Wulkias8waE




Fig. 3. Few examples of signal generation using the divider.

Conclusions.


Well, it works and is quite precise. The 4 HEX displays can't provide much precision when indicating target frequency in some cases, but does point to the right direction. By the way the signal is a square wave with maximum frequency of 25 MHz. And in this particular setup minimum frequency is 48 kHz.


Source code.


```
001 library ieee;
002 use ieee.std logic 1164.all;
003 use ieee.numeric std.all;
005 entity IESigGen is
006 Port (
      CLOCK 50 : IN STD LOGIC;
007
           SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
KEY : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
009
           HEXO: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
HEX1: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
HEX2: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
HEX3: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
011
012
013
            LEDG : OUT STD LOGIC VECTOR (9 downto 0);
014
015
            GPIO 0 : OUT STD LOGIC VECTOR (2 DOWNTO 0)
016 );
017 end IESigGen;
019 architecture Whatever of IESigGen is
021 signal timer count : INTEGER := 0;
022 signal counter : INTEGER := 0;
023 SIGNAL FREQUENCY : INTEGER := 0;
024 signal INTERVAL : INTEGER := 0;
025
026 begin
027
028 WITH FREQUENCY mod 10 SELECT HEX0 <=
029 "11000000" WHEN 0,
030 "11111001" WHEN 1,
            "10100100" WHEN 2,
031
            "10110000" WHEN 3,
032
            "10011001" WHEN 4,
033
            "10010010" WHEN 5,
034
035
           "10000010" WHEN 6,
           "11111000" WHEN 7, "10000000" WHEN 8,
036
037
            "10010000" WHEN 9,
038
            "01111111" WHEN OTHERS;
039
040
041 WITH (FREQUENCY / 10) mod 10 SELECT HEX1 <=
042 "11000000 WHEN 1, "11111001" WHEN 2,
            "10100100" WHEN 2,
044
             "10110000" WHEN 3,
045
             "10011001" WHEN 4,
046
             "10010010" WHEN 5,
047
            "10000010" WHEN 6,
048
            "11111000" WHEN 7,
049
            "10000000" WHEN 8,
050
             "10010000" WHEN 9,
051
            "01111111" WHEN OTHERS;
052
053
054 WITH (FREQUENCY / 100) mod 10 SELECT HEX2 <=
055
             "01000000" WHEN 0,
            "01111001" WHEN 1,
056
            "00100100" WHEN 2,
057
             "00110000" WHEN 3,
058
059
            "00011001" WHEN 4,
060
            "00010010" WHEN 5,
```


```
061
           "00000010" WHEN 6,
062
           "01111000" WHEN 7,
063
           "00000000" WHEN 8,
           "00010000" WHEN 9,
064
065
           "01111111" WHEN OTHERS;
066
067 WITH (FREQUENCY / 1000) mod 10 SELECT HEX3 <=
068 "11000000" WHEN 0,
          "11111001" WHEN 1,
069
          "10100100" WHEN 2,
071
           "10110000" WHEN 3,
           "10011001" WHEN 4,
072
073
           "10010010" WHEN 5,
074
           "10000010" WHEN 6,
075
           "111111000" WHEN 7,
           "10000000" WHEN 8,
076
077
           "10010000" WHEN 9,
           "01111111" WHEN OTHERS;
078
079
080 WITH COUNTER MOD 2 SELECT GPIO 0 <=
081 "001" WHEN 0,
           "000" WHEN OTHERS;
082
083
084 process(CLOCK_50)
085 begin
086
           if rising edge (CLOCK 50) then
087
                 timer count <= timer count + 1;</pre>
088
                  if (timer count >= INTERVAL) then
089
                       counter <= counter + 1;</pre>
090
                       timer count <= 0;</pre>
091
                  end if;
092
093
                 INTERVAL <= TO INTEGER(UNSIGNED(SW));</pre>
094
                 FREQUENCY \leq 5000/((INTERVAL+1)*2);
095
096
           end if;
097 end process;
098
099 end Whatever;
```


Electrical schemes:














EP3C16F484	Carlot D31	GPIO0 D26 T8 GPIO1 D27 T8 GPIO1 D27 T9 GPIO1 D27 T9 GPIO1 D27 R10 GPIO1 D30 V6 GPIO1 D30 V6 GPIO1 D29 U8 G	GPICO DIO.311 GPICO CLKNINO.11 GPICO CLKOUTIO.1
	IO3_0 IO3_1 IO3_1 IO3_2 IO,DQS1B IO,DQS8B IO,DQS8B IO,VREFB3N0 IO,VREFB3N1 IO,PLL1_CLKOUTh IO,PLL1_CLKOUTh CLK14_DIFFCLK_6n CLK15_DIFFCLK_6n	DIFFIO_B17n,DQ5B DIFFIO_B17p,DQ5B DIFFIO_B18n,DM4B DIFFIO_B18p,DQ5B	
•	T11 LU11 AB10 GPIOQ D8 YB WB WB WB Y4 AB3 GPIO0 CLKOUTO AA3 GPIO0 CLKOUTO AA3 GPIO1 CLKIN0 AA11 GPIO1 CLKIN0 AA11 GPIO1 CLKIN1	W10 GPIO0 D25 V11 GPIO0 D23 AA10 GPIO0 D9 V10 GPIO0 D24	
mE	GPIO1 D12 W15 GPIO1 D18 AA17 GPIO1 D18 AA17 GPIO1 D12 W15 GPIO1 D13 V15 GPIO1 D18 Y17 GPIO1 D18 Y17 GPIO1 D1 W17 GPIO1 D1 AA20 GPIO1 D1 AA20 GPIO1 D10 U15 GPIO1 D10 R15 GPIO1 D10 R15	AB13 AA13 AA15 AA15 AA15	GPIO1 DI0311 GPIO1 CLKOUTI01 GPIO1 CLKOUTI01
EP3C16F484	•	DIFFIO_B19n,DQ4B DIFFIO_B20n,DQ4B DIFFIO_B20n,DQ4B DIFFIO_B21n,DQ54B DIFFIO_B21n,DQ54B DIFFIO_B21p,DQ4B DIFFIO_B22p,DQ4B DIFFIO_B23p,DQ4B DIFFIO_B23p,DQ4B DIFFIO_B23p,DQ4B	10.11 V4D
	BANK4 IO4_0 IO4_1 IO4_2 IO,DQ2B IO,DQS2B IO,RDN2 IO,RUP2 IO,VREFB4N0 IO,VREFB4N1 IO,PLL4_CLKOUTn IO,PLL4_CLKOUTp CLK12,DIFFGLK_7n CLK13,DIFFGLK_7p		
	R13 GPIO0 D21 V12 GPIO1 D5 AA18 GPIO1 D4 V13 AB19 GPIO1 D3 AA19 GPIO1 D2 V16 W14 R16 GPIO1 CLKOUT0 T16 GPIO1 CLKOUT1 AB12 GPIO0 CLKIN0 AA12 GPIO0 CLKIN0 AA12 GPIO0 CLKIN0		

