



VILNIUS GEDIMINAS
TECHNICAL UNIVERSITY
FACULTY OF ELECTRONICS

DEPARTMENT OF ELECTRONIC SYSTEMS

Max frequency signal generation

Embedded Systems
Intermediate Exam 1

Done by: EKSfmu-16 gr. st. Arūnas Butkus
Checked by: doc. dr. Andrius Ušinskas

Vilnius, 2017

Work goal: using VHDL in DE0 development board generate maximum possible frequency periodical signal.

Algorithms used in tasks.



Fig. 1. “Algorithm” for signal generation.

Results analysis.

All in all it is simple operation: on each clock rising edge a counter is increased (Fig. 1) and that counter value is directly tied to output – when counter is an even number output is high, when an odd number output is low. Thus generating a periodic square-ish wave signal. In theory maximum frequency of a generated square wave is 25 MHz because FPGA clock is 50 MHz so due to there being two distinct states in the signal that needs to be switched between we get 25 MHz maximum. That is what the oscilloscope shows as well (Fig. 2).

Fig. 3. Example audio signal.



Conclusions.

Simple VHDL script that switches the output voltage level on a single pin. Though the signal generated has significant rising and dropping edge noises and the end signal doesn't really seem like a square wave signal, which it should be. Though the frequency is correct.

Source code.

```
01 library ieee;
02 use ieee.std_logic_1164.all;
03
04 entity IESigGen is
05     Port (
06         CLOCK_50 : IN STD_LOGIC;
07         SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
08         KEY : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
09         HEX0 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
10         HEX1 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
11         HEX2 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
12         HEX3 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
13         LEDG : OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
14         GPIO_0 : OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
15     );
16 end IESigGen;
17
18 architecture Whatever of IESigGen is
19
20     signal timer_count : INTEGER := 0;
21     signal counter      : INTEGER := 0;
22
23 begin
24
25     WITH timer_count MOD 2 SELECT GPIO_0 <=
26         "001" WHEN 0,
27         "000" WHEN OTHERS;
28
29     process(CLOCK_50)
30     begin
31         if rising_edge(CLOCK_50) then
32             timer_count <= timer_count + 1;
33             if (timer_count = TIMER_MAX) then
34                 counter <= counter + 1;
35                 timer_count <= 0;
36             end if;
37         end if;
38     end process;
39
40 end Whatever;
```

Electrical schemes:



HEX0 D0 81
 HEX1 D0 81
 HEX2 D0 81
 HEX3 D0 81

DRAM D10 151
 DRAM A10 121
 DRAM DQM0 11
 DRAM BA0 11

U4G

HEX0 D0	E11	DIFFIO_T16n,PADD13	DIFFIO_T32n
HEX0 D1	F11	DIFFIO_T16p,PADD14,DM4T	DIFFIO_T32p,DQ2T
HEX1 D0	A13	DIFFIO_T17n,PADD11,DQ4T	
HEX1 D1	B13	DIFFIO_T17p,PADD12,DQS4T	
HEX1 D3	A14	DIFFIO_T18n,PADD8,DQ4T	
HEX1 D4	B14	DIFFIO_T18p,PADD10,DQ4T	
HEX1 D2	C13	DIFFIO_T18n,PADD7	
HEX0 Dp	D13	DIFFIO_T19p,PADD8,DQ4T	
HEX1 D6	A15	DIFFIO_T20n,PADD5,DQ4T	
HEX1 Dp	B15	DIFFIO_T20p,PADD6,DQ4T	
HEX0 D4	G12	DIFFIO_T21n	
HEX0 D6	F13	DIFFIO_T21p,PADD4,DQS2T	
HEX0 D3	H13	DIFFIO_T22n	
HEX0 D2	H12	DIFFIO_T22p	
HEX1 D5	E14	DIFFIO_T23n,PADD3,DQ4T	
HEX0 D5	F12	DIFFIO_T23p	
HEX2 D1	A16	DIFFIO_T24n,DM2T	BANK7
HEX2 D2	B16	DIFFIO_T24p,DQ4T	
HEX2 D4	A17	DIFFIO_T25n,PADD1,DQ2T	
HEX2 D5	B17	DIFFIO_T25p,PADD2	
HEX2 D3	D15	DIFFIO_T26n	
HEX2 Dp	E15	DIFFIO_T26p,DQ2T	
HEX2 Dp	A18	DIFFIO_T27n,DQ2T	
HEX3 D0	B18	DIFFIO_T27p,PADD0	
HEX3 D4	H14	DIFFIO_T28n	
HEX3 D5	C18	DIFFIO_T28p,DQ2T	
HEX3 D6	G15	DIFFIO_T29n,DQ2T	
HEX2 D1	F14	DIFFIO_T30p,DQS0T	
HEX3 Dp	G16	DIFFIO_T31p,DQ2T	
HEX3 Dp	G16	DIFFIO_T31p	

EP3C16F484

U4H

E18	DRAM RAS_n	F7	DIFFIO_T1n,DM3T	
E16	DRAM CS_n	G7	DIFFIO_T1p	
	DRAM A3	C3	DIFFIO_T2n,DQ3T	
	DRAM A0	C4	DIFFIO_T2p,DATA12,DQS1T	
	DRAM A1	A3	DIFFIO_T3n,DATA10,DQ3T	
	DRAM A2	B3	DIFFIO_T3p,DATA11,DQ3T	
	DRAM D7	F8	DIFFIO_T4n,DATA9,DQ3T	
	DRAM CAS_n	G8	DIFFIO_T4p	
	DRAM BA1	A4	DIFFIO_T5n,DQ3T	
	DRAM A10	B4	DIFFIO_T5p,DATA8,DQ3T	
	DRAM D4	F8	DIFFIO_T6n	
	DRAM D15	F10	DIFFIO_T6p,DATA6,DQ3T	
	DRAM D2	H10	DIFFIO_T7n	
	DRAM D6	H8	DIFFIO_T7p	
	DRAM D1	G10	DIFFIO_T8n	
	DRAM D6	G8	DIFFIO_T8p	
	DRAM A12	C8	DIFFIO_T8n,DATA14,DQS3T	BANK8
	DRAM A8	C7	DIFFIO_T9p,DATA13,DM5T	
	DRAM A7	A8	DIFFIO_T10n,PADD19,DQ5T	
	DRAM A6	B8	DIFFIO_T10p,DATA15,DQ5T	
	DRAM A11	A7	DIFFIO_T11n,PADD18,DQ5T	
	DRAM A9	B7	DIFFIO_T11p,DATA4,DQ5T	
	DRAM D8	A8	DIFFIO_T12n,DATA2,DQ5T	
	DRAM DQM1	B8	DIFFIO_T12p,DATA3,DQ5T	
	DRAM D10	A8	DIFFIO_T13n,PADD16,DQ5T	
	DRAM D9	B8	DIFFIO_T13p,PADD17,DQS5T	
	DRAM D13	A10	DIFFIO_T14p,DQ5T	
	DRAM D12	B10	DIFFIO_T14p,PADD15	
	DRAM D0	D10	DIFFIO_T15n,DQ5T	
	DRAM D14	E10	DIFFIO_T15p	
			CLK10,DIFFCLK_4n	A11
			CLK11,DIFFCLK_4p	B11

EP3C16F484

www.ter...

[illegible]

EP3C10F484

