
 - optional



Copyright © 2020 Vaagn Oganessian

Licensed under the Apache License, Version 2.0 (the "License");  
you may not use this file except in compliance with the License.  
You may obtain a copy of the License at

<http://www.apache.org/licenses/LICENSE-2.0>

Unless required by applicable law or agreed to in writing, software  
distributed under the License is distributed on an "AS IS" BASIS,  
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  
See the License for the specific language governing permissions and limitations under the License.

Title: <b>M-board.Header</b>		
File: <b>0_HEADER.SchDoc</b>	Size: <b>A4</b>	
Drawn by: <b>Vaagn Oganessian</b>	Version: <b>v0.3.0</b>	
Date: <b>23.10.2020</b>	Time: <b>21:21:01</b>	Sheet: <b>1</b> of <b>6</b>

**OpenRV**

## Sensor connector

X1 connector reflects ISC0901B0 sensor pinout. ISC0901B0 uses 6 digital lines for control and 3 different power rails. Most of other connector pins are connected to ground.

To have an ability to support more different sensors, some backward compatible changes to original ISC0901B0 connector pinout were made:

1. NC pins are connected to VCC\_SYS to provide additional power source.
2. All power rails, except VCC\_SYS, are designed to be adjustable to meet individual sensor power requirements.
3. Ground pins 5, 6, 10, 12, 14, 15, 19, 25, 26, 28, 30, 34, 35, 36 were transformed into IO lines and connected to FPGA.

R6 resistor pull-up may be useful to detect if ISC0901B0 board is attached.

### WARNING!


This warning is mostly for those users, who would like to use this hardware in their own way. You MUST BE EXTREMELY CAREFULL while matching different devices/adapters attached to X1 connector with different FPGA bitstreams and different power rail voltages at X1.

Bad scenario examples:


1. If you attach some custom board to X1, that, for example, expects 1V2 voltage at VCC\_SENSOR\_CORE lines, while there is actually 3V3, that may cause a damage to your attached device.
2. If you attach some custom board to X1 that drives digital IO lines with logic "High" levels higher than VCCIO\_SENSOR, that will cause a damage to FPGA.
3. Loading FPGA with your custom bitstream, that drives IO lines that are shared with ground at X1 while ISC0901B0 sensor board is attached, will cause short circuit of these lines to ground. Shorted IO current will overdrive IO buffers, bank power, cause an overheat and possibly damage FPGA.

N. Any other bad or non-thought-out idea.


If you would like to develop your own custom HDL design on current hardware, consider to base it on a special safe "empty" project with all possible stubs, that will be provided later.




## Peripheral board connector



## AUX connector



## JTAG



Title: M-board.Connectors

File: 1\_CONNECTORS.SchDoc

Drawn by: Vaagn Oganessyan

Date: 23.10.2020 Time: 21:21:01


Size: A3

Version: v0.3.0

Sheet: 2 of 6

OpenIRV

## GPIO\_EXT buffers




EXT\_GPIO[1:0] are configurable input/output, push-pull/open-collector.  
EXT\_GPIO is input only.


Supports master/slave interfaces:

1. SPI (3-wire)
2. UART
3. I2C
4. 1-Wire
5. PWM, PPM, etc.

**WARNING:** Do not pull the GPIO lines low by open-collector transistors while buffers are outputting high level. That will cause buffer outputs overload.




## Clock generator



## Power keep logic

This trigger keeps main power path enabled during FPGA (re)configuration. RC delay (47ms) at the CLR pin resets the trigger state during power-up.



Title: M-board.Miscellaneous

File: 2\_MISC.SchDoc

Size: A4

Drawn by: Vaagn Oganessian







Version: v0.3.0

Date: 23.10.2020 Time: 21:21:01

Sheet: 3 of 6

# OpenRV

# RAM



Two HyperRAM memory ICs are connected to FPGA over two independent 8-bit HyperBUS interfaces. Depending on memory controller mode, both ranks may work fully independently even with different clock frequencies or can be combined in a single memory area with a 16-bit bus width, that will increase memory throughput twice.

Pull-ups at RESET\_N inputs allow to keep HyperRAM memory in non-reset state, while FPGA is being (re)configured. This feature allows to save memory content (i.e. internal MCU context), while switching from one FPGA configuration to another. Switching between different configurations may be useful if you can actually interleave your hardware in time, when all modules cannot be fitted in a single bitstream and you do not need to keep them working simultaneously.

Title: M-board.RAM

File: 3\_RAM.SchDoc

Size: A4

Drawn by: Vaagn Oganessian

Version: v0.3.0

Date: 23.10.2020 Time: 21:21:01

Sheet: 4 of 6

OpenRV

[illegible][illegible]

UIF

**BANK 0**

TCK\_0 → D9  
TDO\_0 → E8  
TDI\_0 → D9  
TMS\_0 → E9  
DONE\_0 → V8  
INIT\_B\_0 → E8  
PROGRAM\_B\_0 → E8  
CCLK\_0 → C8  
M0\_0 → F10  
M1\_0 → F10  
M2\_0 → F9  
CFGBVS\_0 → V9  
VREFP\_0 → K10  
VREFN\_0 → J9  
VP\_0 → F10  
VNC\_0 → F9  
DXP\_0 → L10  
DXN\_0 → L9

Power and Ground Connections:

- VCC\_3V3 (connected to F10, F9, V9, K10, J9, F10, F9, L10, L9)
- GND (connected to E8, E9, E8, E8, F9, J9, F9, L9)

Resistor Values:

- R22: 4.7K
- R23: 4.7K
- R24: 10K
- R25: 4.7K
- R26: 4.7K

FPGA Connections:

- FPGA\_DONE
- FPGA\_INIT\_B
- FPGA\_PROG\_B


M2-01 - 001 (Master SPI boot mode)

XC7S50-1CSGA324C

Title: M-board.FPGA	
File: 4_FPGA.SchDoc	Size: A2
Drawn by: Vaagn Oganesyan	Version: v0.3.0
Date: 23.10.2020	Time: 21:21:01
Sheet: 5 of 6	


**OpenIRV**

## Power delivery scheme




\* only this regulator voltages can be modified to meet sensor's special power requirements if necessary


## Sensor bias boost power



## Sensor bias power




## Power sequencing




NOTE: All other power rails can be each enabled/disabled individually


## Sensor core power




## FPGA core power 1V0



## System power 3V5



## System power 1V8 FPGA + Sensor VCCIO



## System power 3V3

