Contrôle 2 Architecture des ordinateurs

Durée: 1 h 30

Exercice 1 (4 points)

Codez les instructions suivantes en langage machine 68000, <u>vous détaillerez les différents champs</u> puis vous exprimerez le résultat final sous forme <u>hexadécimale</u> en précisant <u>la taille des mots supplémentaires</u> lorsque le cas se présente.

```
1. MOVE.B - (A5), (A4)
2. ADDA.L -1 (A3), A2
3. MOVE.W #34,34
4. MOVE.L #$51,26(A3,A1.W)
```

Exercice 2 (4 points)

Vous indiquerez après chaque instruction, le nouveau contenu des registres (sauf le PC) et/ou de la mémoire qui viennent d'être modifiés. Vous utiliserez la représentation hexadécimale.

Attention : La mémoire et les registres sont réinitialisés à chaque nouvelle instruction.

```
1. MOVE.W #$27,-(A1)
```

- 2. MOVE.L D2,4(A2,D0.L)
- 3. MOVE.B \$6006(PC,D2.L),\$5010
- 4. MOVE.W -1 (A2, D1.W), 2 (A0)

Exercice 3 (3 points)

Donnez le résultat des additions hexadécimales suivantes, ainsi que le contenu des bits N, Z, V et C du registre d'état.

```
    $3D + $E9 opération en .B
    $6AB4 + $3FC6 opération en .W
```

Contrôle 2

Exercice 4 (2 points)

Réalisez le sous-programme **Add128** qui réalise une addition sur 128 bits en quelques lignes seulement (pas plus de cinq lignes).

Entrées: **D3:D2:D1:D0** = Entier sur 128 bits (**D0** étant les 32 bits de poids faible).

D7:D6:D5:D4 = Entier sur 128 bits (**D4** étant les 32 bits de poids faible).

<u>Sorties</u>: **D3:D2:D1:D0** = **D3:D2:D1:D0** + **D7:D6:D5:D4**

Exercice 5 (3 points)

Réalisez le sous-programme **GetValue** en fonction des entrées-sorties ci-dessous (hormis le registre de sortie, aucun registre ne sera modifié en sortie du sous-programme) :

Entrée : **D1.W** = Entier signé sur 16 bits.

Sorties : D0.L = 1 si D1.W est négatif.

 $\mathbf{D0.L} = 2 \text{ si } \mathbf{D1.W} \text{ est nul.}$

 $\mathbf{D0.L} = 3$ dans tous les autres cas.

Exercice 6 (4 points)

Soit les deux instructions suivantes :

- MOVEM.L D2/D1/A1/A5, (A7)
- MOVEM.L (A7)+,A5/A1/D1/D2
- 1. Laquelle des deux permet d'empiler les registres ?
- 2. Dans quel ordre seront-ils empilés ?
- 3. Dans quel ordre seront-ils dépilés ?
- 4. Choisissez la proposition exacte :

Après l'exécution d'une instruction RTS, le pointeur de pile est :

- incrémenté de deux ;
- · décrémenté de deux ;
- incrémenté de quatre ;
- · décrémenté de quatre ;
- inchangé.
- 5. Si un programmeur commet l'erreur d'utiliser une instruction JMP à la place d'une instruction JSR, quel problème cela peut-il poser ?

Contrôle 2 2/8

Integer Instructions

MOVE Move Data from Source to Destination (M68000 Family)

Operation: Source → Destination

Assembler

Syntax: MOVE < ea > , < ea >

Attributes: Size = (Byte, Word, Long)

Description: Moves the data at the source to the destination location and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long. Condition Codes:

X	Ν	Z	V	С
	*	*	0	0

X — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	SIZ	7E		DESTINATION					SOURCE					
"	0	312	<u> </u>	R	EGISTE	R MODE				MODE		F	REGISTE	₹	

Instruction Fields:

Size field—Specifies the size of the operand to be moved.

01 — Byte operation

11 — Word operation

10 — Long operation

4-116

M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

MOTOROLA

Contrôle 2 – Annexes

Integer Instructions

MOVE

Move Data from Source to Destination (M68000 Family)

MOVE

Destination Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d ₁₆ ,PC)	_	_
(d ₈ ,PC,Xn)	_	_

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An			
([bd,An,Xn],od)	110	reg. number:An			
([bd,An],Xn,od)	110	reg. number:An			

(bd,PC,Xn)*	_	_
([bd,PC,Xn],od)	_	_
([bd,PC],Xn,od)	_	_

Source Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d ₁₆ ,PC)	111	010
(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An			
([bd,An,Xn],od)	110	reg. number:An			
([bd,An],Xn,od)	110	reg. number:An			

(bd,PC,Xn)**	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

^{*}For byte size operation, address register direct is not allowed.

NOTE

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

Contrôle 2 – Annexes 4/8

^{*}Can be used with CPU32.

^{**}Can be used with CPU32.

ADDA Add Address (M68000 Family)

Operation: Source + Destination → Destination

Assembler

Syntax: ADDA < ea > , An

Attributes: Size = (Word, Long)

Description: Adds the source operand to the destination address register and stores the result in the address register. The size of the operation may be specified as word or long. The entire destination address register is used regardless of the operation size.

Condition Codes:

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1		1		REGISTER			OPMODE		EFFECTIVE ADDRESS				SS	
'	'	U	'		CEGISTER		ļ '				MODE		R	EGISTE	R

Instruction Fields:

Register field—Specifies any of the eight address registers. This is always the destination.

Opmode field—Specifies the size of the operation.

011—Word operation; the source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.

111—Long operation.

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register				
(xxx).W	111	000				
(xxx).L	111	001				
# <data></data>	111	100				
(d ₁₆ ,PC)	111	010				
(d ₈ ,PC,Xn)	111	011				

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An			
([bd,An,Xn],od)	110	reg. number:An			
([bd,An],Xn,od)	110	reg. number:An			

(bd,PC,Xn)*	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

Contrôle 2 – Annexes 5/8

^{*}Can be used with CPU32

M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

MOTOROLA

BRIEF EXTENSION WORD FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	R	EGISTE	R	W/L	0	0	0			DISPI	LACEME	NT INTE	EGER		

(a) MC68000, MC68008, and MC68010

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	F	REGISTE	R	W/L	SCA		0			DISP	LACEME	ENT INT	EGER		

(b) CPU32, MC68020, MC68030, and MC68040

Table 2-1. Instruction Word Format Field Definitions

Field	Definition										
	Instruction										
Mode	Addressing Mode										
Register General Register Number											
Extensions											
D/A	Index Register Type 0 = Dn 1 = An										
W/L	Word/Long-Word Index Size 0 = Sign-Extended Word 1 = Long Word										
Scale	Scale Factor 00 = 1 01 = 2 10 = 4 11 = 8										
BS	Base Register Suppress 0 = Base Register Added 1 = Base Register Suppressed										
IS	Index Suppress 0 = Evaluate and Add Index Operand 1 = Suppress Index Operand										
BD SIZE	Base Displacement Size 00 = Reserved 01 = Null Displacement 10 = Word Displacement 11 = Long Displacement										
I/IS	Index/Indirect Selection Indirect and Indexing Operand Determined in Conjunction with Bit 6, Index Suppress										

For effective addresses that use a full extension word format, the index suppress (IS) bit and the index/indirect selection (I/IS) field determine the type of indexing and indirect action. Table 2-2 lists the index and indirect operations corresponding to all combinations of IS and I/IS values.

Contrôle 2 – Annexes 6/8

EASy68K Quick Reference v2.1

www.easy68k.com

Copyright © 2004-2009 By: Chuck Kelly

		sh Qu												8K.COII		Сорупу	11 © 2004-2009 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	SS S=SI	ource,	d=destina	ition, e:	eithe=	r, i=dis	placemen	ıt	Operation	Description
	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i.PC)	(i,PC,Rn)	#n		
ADDD			*[]*[]*		1	(/111/	(/////	(/111/	(1,7111)	(1,7111,7111)	ubu.11	ubu.L	(1,1 0)	(1,1 0,1111)	,,,,	D . D . V > D	DCD I is it in DCD . Vi I
ABCD	В	Dy,Dx	1 10 10 1	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	BCD destination + BCD source + eXtend
,		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Z cleared if result not 0 unchanged otherwise
ADD ⁴	BWL	s,Dn	****	В	S	S	S	S	S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when source is
		Dn,d		е	l d ⁴	d	d	d	d	d	d	d	-	-	-	Dn + d → d	#n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴		#n,d	****	d	+-	d	d	d	d	d	ď	d	-	-	_	#n + d → d	Add immediate to destination
			****	_	+-	_											
ADDQ ⁴		#n,d		d	d	d	d	d	d	d	d	d	-	-		#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
/////	" "	Dn,d		е	l _	ď	ď	ď	ď	ď	ď	ď	"	-	"	Dn AND d → d	(ANDI is used when source is #n)
ANDL 4	DWI	#n,d	-**00	_	+								_		_		
ANDI ⁴				d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	е	١.	-	-	-	-	-	-	-	-	-	-	X 🖛	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		ď	l _	_	_	_	_	_	_	_	_	_	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
\\	l w l	#11,0y		u		d	d	d	d	d	d	d	_		-	X X	
	''	a		-	-	a	a	a	a	a	a	a	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e¹		d	d	Ь	d	d	d	d	_		-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then invert
оспо	ם נ			- ·	-							-		-			
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) → bit n of d	the bit in d
BCLR	B L	Dn,d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then clear
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	the bit in d
BFCHG	5	d{a:w}	-**00	d	-	Ь	-	_	d	d	Ь	d	-	_	-	NOT bit field of d	Complement the bit field at destination
BFCLR	5	d{o:w}	-**00	_	+	d	-		d	d	ď	d	_	-		0 → bit field of d	Clear the bit field at destination
	5			-	+-	_	-	-			_				-		
BFEXTS	0	s{o:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s extend 32 → Dn	Dn = bit field of s sign extended to 32 bits
BFEXTU	5	s{o:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s unsigned → Dn	Dn = bit field of s zero extended to 32 bits
BFFFO	5	s{a:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit number of 1st 1 → Dn	Dn = bit position of 1st 1 or offset + width
BFINS	5	Dn,s{a:w}	-**00	S	١.	d	_	_	d	d	d	d	_		-	low bits Dn → bit field at d	Insert low bits of Dn to bit field at d
BFSET	5		-**00	Ч ,	+	Ч	_	_		-	д		_		-	1 → bit field of d	Set all bits in bit field of destination
	-	d{a:w}		u	-	<u> </u>		-	d	d	-	d		-	-		
BFTST	J	d{a:w}	-**00	d	-	d	-	-	d	d	d	d	d	d	-	set CCR with bit field of d	N = high bit of bit field, Z set if all bits D
BRA	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	B L	Dn,d	*	e	1 -	d	d	d	d	d	d	d	-	_	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
1000		#n,d		ď	l _	ď	ď	ď	ď	ď	d	ď	_	_	S	1 → bit n of d	set the bit in d
nnn	mw3			-	+-	u	u	_							_		
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	l d	d	d	d	d	s	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	е	1-	S	S	S	S	S	S	S	S	S	S	if Dn<0 or Dn>s then TRAP	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	ď	١.	ď	d	d	d	d	q	d	-	-	-	□ → d	Clear destination to zero
				+-			-				_						
CMP 4		s,Dn	_***	е	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	-***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An – s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	Н	-	d	d	Н	Н	d	Ь	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM ⁴		(Ay)+,(Ax)+	_***	1	١.		е		-			-	_			set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
				1	+												
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR ⁴		Dn,d	-**00		1-	d	d	d	d	d	Ч	d	-	-	s ⁴	On XOR d → d	Logical exclusive OR Dn to destination
				-	Ť	_	_		_						_		
EORI 4	-	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XOR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	-	_	-	-	-	-		-	-		S	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	T.	Rx,Ry		е	е	T -	-	-	_	-		_	_	_	-	register ←→ register	Exchange registers (32-bit only)
	WI		-**00	_	1 5		-									-	
EXT	WL	Dn	- ^ ^ 0 0	d	ļ-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	Ь	-	<u></u> ↑d → PC	Jump to effective address of destination
JSR		d		-	١.	d	_	_	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
				1											_		
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	$\uparrow_s \rightarrow An$	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	RWI	Dx,Dy	***0*	е	١.	T -	-	_	-	_	_	-	_		-		Logical shift Dy, Dx bits left/right
LSR	""				ĺ	1	-		_	-		_	-			X 📥 🗆 🕳 0	
LDIK	_w	#п,Ду		d	-	-	1 .	[-	-	-	-	-	-	S	┌ ► X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		<u> </u>	<u> </u>	d	d	d	d	d	d	d			-		Logical shift d 1 bit left/right (.W only)
MOVE 4	BWL	s,d	-**00	е	s ⁴	е	е	е	е	е	е	е	S	S	s ⁴	s → d	Move data from source to destination
MOVE		s,CCR	=====	S	Ť	_	 	_								s → CCR	Move source to Condition Code Register
				_	+-	S	S	S	S	S	S	S	S	S			
MOVE	W	92,z	=====		-	S	S	S	S	S	S	S	S	S		s → SR	Move source to Status Register (Privileged)
MOVE		SR,d		d		d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.l	(i,PC)	(i,PC,Rn)	#n		
	5.11	5,0		1 2.1	1	,,	1,	,,		1 (,			5/	,,/		I	l .

Contrôle 2 – Annexes 7/8

Opcode	Size	Operand	CCR	I	Effer	ctive	Addres	S S=8	ource.	d=destina	tion. e:	eithe=	r, i=dis	placemen	ıt	Operation	Description
-F-000	BWL	s,d	XNZVC	_	An	(An)	(An)+				abs.W			(i,PC,Rn)		-F-: ####	ipnon
MOVE		USP,An		-	d ///	(All)	(All)	(AII)	(1,711)	(1,711,111)	uba.11	uba.L	(1,1 0)	(1,1 0,1(11)	""	USP → An	Move User Stack Pointer to An (Privileged)
MUAL	-	An,USP		_	S	_	_	_	_			_	_	_		An → USP	Move An to User Stack Pointer (Privileged)
MOVEA ⁴	WL	s,An		S	6	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		2	E	q	- 8	д 2	q	q	q 2	q	- 2	- 2	2	Registers \rightarrow d	Move specified registers to/from memory
MUVLM	W.L	s,Rn-Rn		_		S	s	u -	s s	u S	u S	S	S	S		s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	_	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MUYLI	""	(i,An),Dn		l q	_	_	_	_	S	_	_	_	_	_	_	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴		#n,Dn	-**00	d	-	_	-	-	-	_	_	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	w	s,Dn	-**00	е	_	S	S	S	S	S	S	S		S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	е	-	S	S	S	S	s	S	S	S	S		16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*U*U*	4	-	d	ď	d	d	d	q	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	Ч	_	d	d	d	d	д	d	d	_	_	-	D - d → d	Negate das with extend, and result Negate destination (2's complement)
NEGX	_	d	****	Ч		d	d	d	d	d	d	d			-	D - d - X → d	Negate destination (2.3 complement)
NOP	DWL	u		- u	-	_ u	-	- u	- u	- u	- u	-		-	-	None None	No operation occurs
NOT	BWL	d	-**00	Ь	-	d	д	d	В	Ь	Ь	d		_	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴		s,Dn	-**00	e		S	S	S	S	S	S	S	S	S	s ⁴	s OR Dn → Dn	Logical OR
ш	DW.F	Dn,d		e		d	l q	q s	l d	d S	y s	q s	š	- 8	٦.	S OK DII → DII Dn DR d → d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	q		d	d d	d	d	d	d d	d		_	S	#n OR d → d	Logical OR #n to destination
ORI ⁴	B	#n,CCR	=====	u	-	u	_ u	- u	_ u	- u	- u	- u		-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR		-	-	-	-		-	-	-	-		-		#n OR SR → SR	Logical DR #n to SR (Privileged)
PEA	- VV	#11,31N S		-	-	S	-	-	S		S	S			-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET	L	2		-	-	2	-	-	- 2	S -	- 2	- 5	- 8	S -	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dv	-**0*	-	-	-	-	-	-	-	-	-	-	-	-	ASSERT KEDET LINE	Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	-~~0~	9	-	-	-	-	_	-	-	-		_			Rotate Dy, #n bits left/right (#n: 1 to 8)
אטוז	w	#11,0y d		d	-	d	d	d	d	d	d	d	_	-	2 -		Rotate d 1-bit left/right (.W only)
				_	-	u	u	u	u	u	u	u			_		- :
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	L _ X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	l	#n,Dy		d	-	-	-	-	-	-	-	- 1	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	Ъ	d	d	-	-	-		Rotate destination I-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$99 \leftarrow +(92); R2 \leftarrow +(92)$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	Dx_{10} - Dy_{10} - $X \rightarrow Dx_{10}$	BCD destination – BCD source – eXtend
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	Z cleared if result not 0 unchanged otherwise
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $ ightarrow$ d	If cc true then d.B = 111111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	****	е	S	S	S	S	S	S	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	d ⁴	d	d	d	d	d	d	d	-	-	-	d - Dn \rightarrow d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	р	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-		Dx - Dy - X → Dx	Subtract source and eXtend bit from destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16]←→bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	р	d	d	-	-		test d→CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-		$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		·
			LUDT			,		,	,	1			_ (IP /9'		7) _	_	1

Co	ndition Tests (+ [OR, !NOT, e	Ð XOI	R; " Unsigned, "Alter	nate cc)									
CC	Condition	Test	CC	Condition	Test									
T	true	1	۷C	overflow clear	!V									
F	false	0	V2	overflow set	٧									
HI ^u	higher than	!(C + Z)	PL	plus	!N									
ΓZ_n	lower or same	C + Z	MI	minus	N									
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)									
LO", CSª	lower than	С	LT	less than	$(N \oplus V)$									
NE	not equal	!Z	GT	greater than	$![(N \oplus V) + Z]$									
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z									

An Address register (16/32-bit, n=0-7) s Source,

Dn Data register (8/16/32-bit, n=0-7) **d** Destination

Rn any data or address register

BCD Binary Coded Decimal

PC Program Counter (24-bit)

Immediate data #п

SP Active Stack Pointer (same as A7) ¹Long only; all others are byte only

e Either source or destination

i Displacement ↑ Effective address {a:w} offset:width of bit field

SSP Supervisor Stack Pointer (32-bit) ² Assembler calculates offset

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR) N negative, Z zero, V overflow, C carry, X extend

* set by operation's result, ≡ set directly - not affected, **O** cleared, **1** set, **U** undefined

USP User Stack Pointer (32-bit) Distributed under GNU general public use license ³Branch sizes: **.B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes

⁴ Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization ⁵ Bit field determines size. Not supported by 68000. EASy68K hybrid form of 68020 instruction

Commonly Used Simulator Input/Output Tasks TRAP #15 is used to run simulator tasks. Place the task number in register DO. See Help for a complete description of available tasks. (cstring is null terminated) Display n characters of string at (A1), n=D1.W Display n characters of string at (A1), n=D1.W Read characters from keyboard. Store at (A1). Display D1.L as signed decimal number

(stops on NULL or max 255) with CR,LF Null terminated. D1.W = length (max 80) (stops on NULL or max 255) without CR,LF 4 Read number from keyboard into DI.L 7 Set D1.B to 1 if keyboard input pending else set to 0 5 Read single character from keyboard in D1.B 6 Display D1.B as ASCII character **8** time in 1/100 second since midnight \rightarrow D1.L 11 Position cursor at row,col D1.W=ccrr, \$FFDO clears 9 Terminate the program. (Halts the simulator) 10 Print estring at (AI) on default printer. 13 Display estring at (A1) with CR,LF 15 Display unsigned number in D1.L in D2.B base 17 Display estring at (A1) , then display number in D1.L 14 Display cstring at (AI) without CR,LF 18 Display estring at (A1), read number into D1.L 19 Return state of keys or scan code. See help | 20 | Display ± number in DI.L, field D2.B columns wide | 21 | Set font properties. See help for details

Contrôle 2 – Annexes 8/8