

M68000PM/AD
REV. 1

PROGRAMMER'S REFERENCE MANUAL

(Includes **CPU32** Instructions)



MOTOROLA

Table 3-1. Notational Conventions

Single- And Double Operand Operations	
+	Arithmetic addition or postincrement indicator.
–	Arithmetic subtraction or predecrement indicator.
×	Arithmetic multiplication.
÷	Arithmetic division or conjunction symbol.
~	Invert; operand is logically complemented.
Λ	Logical AND
V	Logical OR
⊕	Logical exclusive OR
→	Source operand is moved to destination operand.
↔	Two operands are exchanged.
<op>	Any double-operand operation.
<operand>tested sign-extended	Operand is compared to zero and the condition codes are set appropriately. All bits of the upper portion are made equal to the high-order bit of the lower portion.
Other Operations	
TRAP	Equivalent to Format -Offset Word → (SSP); SSP – 2 → SSP; PC → (SSP); SSP – 4 → SSP; SR → (SSP); SSP – 2 → SSP; (Vector) → PC
STOP	Enter the stopped state, waiting for interrupts.
<operand> ₁₀	The operand is BCD; operations are performed in decimal.
If <condition> then <operations> else <operations>	Test the condition. If true, the operations after “then” are performed. If the condition is false and the optional “else” clause is present, the operations after “else” are performed. If the condition is false and else is omitted, the instruction performs no operation. Refer to the Bcc instruction description as an example.
Register Specifications	
An	Any Address Register n (example: A3 is address register 3)
Ax, Ay	Source and destination address registers, respectively.
Dc	Data register D7–D0, used during compare.
Dh, Dl	Data register’s high- or low-order 32 bits of product.
Dn	Any Data Register n (example: D5 is data register 5)
Dr, Dq	Data register’s remainder or quotient of divide.
Du	Data register D7–D0, used during update.
Dx, Dy	Source and destination data registers, respectively.
MRn	Any Memory Register n.
Rn	Any Address or Data Register
Rx, Ry	Any source and destination registers, respectively.
Xn	Index Register

Table 3-1. Notational Conventions (Continued)

Data Format And Type	
+ inf	Positive Infinity
<fmt>	Operand Data Format: Byte (B), Word (W), Long (L), Single (S), Double (D), Extended (X), or Packed (P).
B, W, L	Specifies a signed integer data type (two's complement) of byte, word, or long word.
D	Double-precision real data format (64 bits).
k	A two's complement signed integer (–64 to +17) specifying a number's format to be stored in the packed decimal format.
P	Packed BCD real data format (96 bits, 12 bytes).
S	Single-precision real data format (32 bits).
X	Extended-precision real data format (96 bits, 16 bits unused).
– inf	Negative Infinity
Subfields and Qualifiers	
#<xxx> or #<data>	Immediate data following the instruction word(s).
()	Identifies an indirect address in a register.
[]	Identifies an indirect address in memory.
bd	Base Displacement
ccc	Index into the MC68881/MC68882 Constant ROM
d _n	Displacement Value, n Bits Wide (example: d ₁₆ is a 16-bit displacement).
LSB	Least Significant Bit
LSW	Least Significant Word
MSB	Most Significant Bit
MSW	Most Significant Word
od	Outer Displacement
SCALE	A scale factor (1, 2, 4, or 8 for no-word, word, long-word, or quad-word scaling, respectively).
SIZE	The index register's size (W for word, L for long word).
{offsetwidth}	Bit field selection.
Register Names	
CCR	Condition Code Register (lower byte of status register)
DFC	Destination Function Code Register
FPCr	Any Floating-Point System Control Register (FPCR, FPSR, or FPIAR)
FPCn, FPCn	Any Floating-Point Data Register specified as the source or destination, respectively.
IC, DC, IC/DC	Instruction, Data, or Both Caches
MMUSR	MMU Status Register
PC	Program Counter
Rc	Any Non Floating-Point Control Register
SFC	Source Function Code Register
SR	Status Register

Table 3-1. Notational Conventions (Concluded)

Register Codes	
*	General Case
C	Carry Bit in CCR
cc	Condition Codes from CCR
FC	Function Code
N	Negative Bit in CCR
U	Undefined. Reserved for Motorola Use.
V	Overflow Bit in CCR
X	Extend Bit in CCR
Z	Zero Bit in CCR
—	Not Affected or Applicable.
Stack Pointers	
ISP	Supervisor/Interrupt Stack Pointer
MSP	Supervisor/Master Stack Pointer
SP	Active Stack Pointer
SSP	Supervisor (Master or Interrupt) Stack Pointer
USP	User Stack Pointer
Miscellaneous	
<ea>	Effective Address
<label>	Assemble Program Label
<list>	List of registers, for example D3-D0.
LB	Lower Bound
m	Bit m of an Operand
m-n	Bits m through n of Operand
UB	Upper Bound

Table 3-18. Integer Unit Condition Code Computations

Operations	X	N	Z	V	C	Special Definition
ABCD	*	U	?	U	?	C = Decimal Carry Z = Z \wedge Rm \wedge ... \wedge R0
ADD, ADDI, ADDQ	*	*	*	?	?	V = Sm \wedge Dm \wedge Rm \vee Sm \wedge Dm \wedge Rm C = Sm \wedge Dm \vee Rm \wedge Dm \vee Sm \wedge Rm
ADDX	*	*	?	?	?	V = Sm \wedge Dm \wedge Rm \vee Sm \wedge Dm \wedge Rm C = Sm \wedge Dm \vee Rm \wedge Dm \vee Sm \wedge Rm Z = Z \wedge Rm \wedge ... \wedge R0
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, EXTB, NOT, TAS, TST	—	*	*	0	0	
CHK	—	*	U	U	U	
CHK2, CMP2	—	U	?	U	?	Z = (R = LB) \vee (R = UB) C = (LB \leq UB) \wedge (R < LB) \vee (R > UB) V (UB < LB) \wedge (R > UB) \wedge (R < LB)
SUB, SUBI, SUBQ	*	*	*	?	?	V = Sm \wedge Dm \wedge Rm \vee Sm \wedge Dm \wedge Rm C = Sm \wedge Dm \vee Rm \wedge Dm \vee Sm \wedge Rm
SUBX	*	*	?	?	?	V = Sm \wedge Dm \wedge Rm \vee Sm \wedge Dm \wedge Rm C = Sm \wedge Dm \vee Rm \wedge Dm \vee Sm \wedge Rm Z = Z \wedge Rm \wedge ... \wedge R0
CAS, CAS2, CMP, CMPA, CMPI, CMPM	—	*	*	?	?	V = Sm \wedge Dm \wedge Rm \vee Sm \wedge Dm \wedge Rm C = Sm \wedge Dm \vee Rm \wedge Dm \vee Sm \wedge Rm
DIVS, DUVU	—	*	*	?	0	V = Division Overflow
MULS, MULU	—	*	*	?	0	V = Multiplication Overflow
SBCD, NBCD	*	U	?	U	?	C = Decimal Borrow Z = Z \wedge Rm \wedge ... \wedge R0
NEG	*	*	*	?	?	V = Dm \wedge Rm C = Dm \vee Rm
NEGX	*	*	?	?	?	V = Dm \wedge Rm C = Dm \vee Rm Z = Z \wedge Rm \wedge ... \wedge R0
BTST, BCHG, BSET, BCLR	—	—	?	—	—	Z = Dn
BFTST, BFCHG, BFSET, BFCLR	—	?	?	0	0	N = Dm Z = Dn \wedge Dm-1 \wedge ... \wedge D0
BFEXTS, BFEXTU, BFFFO	—	?	?	0	0	N = Sm Z = Sm \wedge Sm-1 \wedge ... \wedge S0
BFINS	—	?	?	0	0	N = Dm Z = Dm \wedge Dm-1 \wedge ... \wedge D0
ASL	*	*	*	?	?	V = Dm \wedge Dm-1 \vee ... \vee Dm- r \vee Dm \wedge (Dm - 1 \vee ... \vee Dm - r) C = Dm- r+1
ASL (r = 0)	—	*	*	0	0	
LSL, ROXL	*	*	*	0	?	C = Dm - r + 1

Table 3-18. Integer Unit Condition Code Computations (Continued)

Operations	X	N	Z	V	C	Special Definition
LSR (r = 0)	—	*	*	0	0	
ROXL (r = 0)	—	*	*	0	?	X = C
ROL	—	*	*	0	?	C = Dm – r + 1
ROL (r = 0)	—	*	*	0	0	
ASR, LSR, ROXR	*	*	*	0	?	C = Dr – 1
ASR, LSR (r = 0)	—	*	*	0	0	
ROXR (r = 0)	—	*	*	0	?	X = C
ROR	—	*	*	0	?	C = Dr – 1
ROR (r = 0)	—	*	*	0	0	

? = Other—See Special Definition

N = Result Operand (MSB)

Z = $\overline{Rm} \wedge \dots \wedge R0$

Sm = Source Operand (MSB)

Dm = Destination Operand (MSB)

Rm = Result Operand (MSB)

Rm = Not Result Operand (MSB)

R = Register Tested

r = Shift Count

Table 3-19. Conditional Tests

Mnemonic	Condition	Encoding	Test
T*	True	0000	1
F*	False	0001	0
HI	High	0010	$\overline{C} \wedge \overline{Z}$
LS	Low or Same	0011	C V Z
CC(HI)	Carry Clear	0100	C
CS(LO)	Carry Set	0101	C
NE	Not Equal	0110	Z
EQ	Equal	0111	Z
VC	Overflow Clear	1000	V
VS	Overflow Set	1001	V
PL	Plus	1010	N
MI	Minus	1011	N
GE	Greater or Equal	1100	$N \wedge V \vee \overline{N} \wedge \overline{V}$
LT	Less Than	1101	$N \wedge \overline{V} \vee \overline{N} \wedge V$
GT	Greater Than	1110	$N \wedge V \wedge \overline{Z} \vee \overline{N} \wedge \overline{Z}$
LE	Less or Equal	1111	$Z \vee N \wedge \overline{V} \vee \overline{N} \wedge V$

NOTES:

N = Logical Not N

V = Logical Not V

Z = Logical Not Z

*Not available for the Bcc instruction.




Figure 3-3. Instruction Description Format

ABCD

Add Decimal with Extend
(M68000 Family)

ABCD

Operation: Source10 + Destination10 + X → Destination

Assembler Syntax: ABCD Dy,Dx
 ABCD – (Ay), – (Ax)

Attributes: Size = (Byte)

Description: Adds the source operand to the destination operand along with the extend bit, and stores the result in the destination location. The addition is performed using binary-coded decimal arithmetic. The operands, which are packed binary-coded decimal numbers, can be addressed in two different ways:

- 1. Data Register to Data Register: The operands are contained in the data registers specified in the instruction.
- 2. Memory to Memory: The operands are addressed with the predecrement addressing mode using the address registers specified in the instruction.

This operation is a byte operation only.

Condition Codes:

X	N	Z	V	C
.

- X — Set the same as the carry bit.
- N — Undefined.
- Z — Cleared if the result is nonzero; unchanged otherwise.
- V — Undefined.
- C — Set if a decimal carry was generated; cleared otherwise.

NOTE

Normally, the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

ABCD

Add Decimal with Extend
(M68000 Family)

ABCD

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	REGISTER Rx	1	0	0	0	0	0	0	R/M	REGISTER Ry		

Instruction Fields:

- Register Rx field—Specifies the destination register.
If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.
- R/M field—Specifies the operand addressing mode.
0 — The operation is data register to data register.
1 — The operation is memory to memory.
- Register Ry field—Specifies the source register.
If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.

ADD

Add
(M68000 Family)

Operation: Source + Destination → Destination

Assembler
Syntax: ADD <ea>,Dn
ADD Dn,<ea>

Attributes: Size = (Byte, Word, Long)

Description: Adds the source operand to the destination operand using binary addition and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The mode of the instruction indicates which operand is the source and which is the destination, as well as the operand size.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set the same as the carry bit.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if an overflow is generated; cleared otherwise.
- C — Set if a carry is generated; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	REGISTER	REGISTER	OPMODE	EFFECTIVE ADDRESS MODE		REGISTER						

ADD

Add
(M68000 Family)

Instruction Fields:

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
000	001	010	<ea> + Dn → Dn
100	101	110	Dn + <ea> → <ea>

Effective Address field—Determines addressing mode.

- a. If the location specified is a source operand, all addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An*	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
− (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx),W	111	000
(xxx),L	111	001
#<data>	111	100
(d ₁₆ :PC)	111	010
(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
[(bd,An,Xn),od]	110	reg. number:An
[(bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)	111	011
[(bd,PC,Xn],od)	111	011
[(bd,PC],Xn,od)	111	011

*Word and long only
**Can be used with CPU32.

ADD

Add
(M68000 Family)

ADD

b. If the location specified is a destination operand, only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Register
Dn	—	—	000
An	—	—	001
(An)	010	reg. number:An	—
(An) +	011	reg. number:An	—
— (An)	100	reg. number:An	—
(d ₁₆ :An)	101	reg. number:An	—
(d ₈ :An,Xn)	110	reg. number:An	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	—
([bd,An,Xn],od)	110	reg. number:An	—
([bd,An],Xn,od)	110	reg. number:An	—

*Can be used with CPU32

NOTE

The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is immediate data. Most assemblers automatically make this distinction.

ADDA

Add Address
(M68000 Family)

ADDA

Operation: Source + Destination → Destination

Assembler Syntax:

ADDA < ea > , An

Attributes:

Size = (Word, Long)

Description: Adds the source operand to the destination address register and stores the result in the address register. The size of the operation may be specified as word or long. The entire destination address register is used regardless of the operation size.

Condition Codes:

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	REGISTER	OPMODE	EFFECTIVE ADDRESS MODE		REGISTER							

Instruction Fields:

Register field—Specifies any of the eight address registers. This is always the destination.

Opmode field—Specifies the size of the operation.

011— Word operation; the source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.
111— Long operation.

ADDA

Add Address (M68000 Family)

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	001	reg. number:An	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
− (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32

ADDI

Add Immediate (M68000 Family)

Operation: Immediate Data + Destination → Destination

Assembler Syntax: ADDI # <data> , <ea>

Attributes: Size = (Byte, Word, Long)


Description: Adds the immediate data to the destination operand and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

X	N	Z	V	C
.

- X — Set the same as the carry bit.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if an overflow is generated; cleared otherwise.
- C — Set if a carry is generated; cleared otherwise.

Instruction Format:



ADDI

Add Immediate
(M68000 Family)

ADDI

Instruction Fields:

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx).W	111	000
An	—	—	(xxx).L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn].od)	110	reg. number:An	([bd,PC,Xn].od)	—	—
([bd,An].Xn.od)	110	reg. number:An	([bd,PC].Xn.od)	—	—

*Can be used with CPU32

Immediate field—Data immediately following the instruction.
If size = 00, the data is the low-order byte of the immediate word.
If size = 01, the data is the entire immediate word.
If size = 10, the data is the next two immediate words.

ADDQ

Add Quick
(M68000 Family)

ADDQ

Operation: Immediate Data + Destination → Destination

Assembler Syntax: ADDQ # <data> , <ea>

Attributes: Size = (Byte, Word, Long)

Description: Adds an immediate value of one to eight to the operand at the destination location. The size of the operation may be specified as byte, word, or long. Word and long operations are also allowed on the address registers. When adding to address registers, the condition codes are not altered, and the entire destination address register is used regardless of the operation size.

Condition Codes:

X	N	Z	V	C
.

X — Set the same as the carry bit.
N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Set if an overflow occurs; cleared otherwise.
C — Set if a carry occurs; cleared otherwise.

The condition codes are not affected when the destination is an address register.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1		DATA		0		SIZE				EFFECTIVE ADDRESS MODE		REGISTER

ADDQ

Add Quick
(M68000 Family)

ADDQ

Instruction Fields:

Data field—Three bits of immediate data representing eight values (0 – 7), with the immediate value zero representing a value of eight.

Size field—Specifies the size of the operation.

00—Byte operation

01—Word operation

10—Long operation

Effective Address field—Specifies the destination location. Only alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx):W	111	000
(xxx):L	111	001
#<data>	—	—
(d ₁₆ :PC)	—	—
(d ₁₆ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)	—	—
([bd,PC,Xn],od)	—	—
([bd,PC],Xn,od)	—	—

*Word and long only.

**Can be used with CPU32.

ADDX

Add Extended
(M68000 Family)

ADDX

Operation: Source + Destination + X → Destination

Assembler ADDX Dy,Dx

Syntax: ADDX – (Ay), – (Ax)

Attributes: Size = (Byte, Word, Long)

Description: Adds the source operand and the extend bit to the destination operand and stores the result in the destination location. The operands can be addressed in two different ways:

1. Data register to data register—The data registers specified in the instruction contain the operands.
2. Memory to memory—The address registers specified in the instruction address the operands using the predecrement addressing mode.

The size of the operation can be specified as byte, word, or long.

Condition Codes:

X	N	Z	V	C
.

X — Set the same as the carry bit.

N — Set if the result is negative; cleared otherwise.

Z — Cleared if the result is nonzero; unchanged otherwise.

V — Set if an overflow occurs; cleared otherwise.

C — Set if a carry is generated; cleared otherwise.

NOTE

Normally, the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

ADDX

Add Extended
(M68000 Family)

ADDX

AND

AND Logical
(M68000 Family)

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	REGISTER Rx	1	SIZE	0	0	0	0	RM	REGISTER Ry			

Instruction Fields:

Register Rx field—Specifies the destination register.
If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.

Size field—Specifies the size of the operation.

- 00 — Byte operation
- 01 — Word operation
- 10 — Long operation

R/M field—Specifies the operand address mode.

- 0 — The operation is data register to data register.
- 1 — The operation is memory to memory.

Register Ry field—Specifies the source register.

If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.

AND

Operation: Source L Destination → Destination

Assembler AND < ea >, Dn
Syntax: AND Dn, < ea >

Attributes: Size = (Byte, Word, Long)

Description: Performs an AND operation of the source operand with the destination operand and stores the result in the destination location. The size of the operation can be specified as byte, word, or long. The contents of an address register may not be used as an operand.

Condition Codes:

X	N	Z	V	C
—	.	.	0	0

- X — Not affected.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	REGISTER	OPMODE	EFFECTIVE ADDRESS MODE	REGISTER								

Instruction Fields:

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
000	001	010	< ea > ^ Dn → Dn
100	101	110	Dn ^ < ea > → < ea >

AND

AND Logical
(M68000 Family)

AND

AND Logical
(M68000 Family)

AND

Effective Address field—Determines addressing mode.

b. If the location specified is a destination operand, only memory alterable addressing modes can be used as listed in the following tables:

a. If the location specified is a source operand, only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

NOTE

The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

Most assemblers use ANDI when the source is immediate data.

ANDI

AND Immediate
(M68000 Family)

ANDI

Operation:

Immediate Data \wedge Destination \rightarrow Destination

Assembler Syntax:

ANDI # < data > , < ea >

Attributes:

Size = (Byte, Word, Long)

Description: Performs an AND operation of the immediate data with the destination operand and stores the result in the destination location. The size of the operation can be specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

X	N	Z	V	C
—	.	.	0	0

- X — Not affected.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0								0	0	0	0	1	0	SIZE		EFFECTIVE ADDRESS MODE	REGISTER
16-BIT WORD DATA													8-BIT BYTE DATA				
32-BIT LONG DATA																	

ANDI

AND Immediate
(M68000 Family)

ANDI

Instruction Fields:

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ ,PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
((bd,An,Xn),od)	110	reg. number:An	((bd,PC,Xn),od)	—	—
((bd,An),Xn,od)	110	reg. number:An	((bd,PC),Xn,od)	—	—

*Can be used with CPU32

Immediate field—Data immediately following the instruction.
If size = 00, the data is the low-order byte of the immediate word.
If size = 01, the data is the entire immediate word.
If size = 10, the data is the next two immediate words.

ANDI
to CCR

CCR AND Immediate
(M68000 Family)

Operation: Source \wedge CCR \rightarrow CCR

Assembler Syntax: ANDI # < data > , CCR

Attributes: Size = (Byte)

Description: Performs an AND operation of the immediate operand with the condition codes and stores the result in the low-order byte of the status register.

Condition Codes:

X	N	Z	V	C
.

- X — Cleared if bit 4 of immediate operand is zero; unchanged otherwise.
- N — Cleared if bit 3 of immediate operand is zero; unchanged otherwise.
- Z — Cleared if bit 2 of immediate operand is zero; unchanged otherwise.
- V — Cleared if bit 1 of immediate operand is zero; unchanged otherwise.
- C — Cleared if bit 0 of immediate operand is zero; unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	0	1	1	1	1	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
8-BIT BYTE DATA															

ANDI
to SR

AND Immediate to the Status Register
(M68000 Family)

Operation: If Supervisor State
Then Source L SR \rightarrow SR
ELSE TRAP

Assembler Syntax: ANDI # < data > , SR

Attributes: size = (word)

Description: Performs an AND operation of the immediate operand with the contents of the status register and stores the result in the status register. All implemented bits of the status register are affected.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X—Cleared if bit 4 of immediate operand is zero; unchanged otherwise.
- N—Cleared if bit 3 of immediate operand is zero; unchanged otherwise.
- Z—Cleared if bit 2 of immediate operand is zero; unchanged otherwise.
- V—Cleared if bit 1 of immediate operand is zero; unchanged otherwise.
- C—Cleared if bit 0 of immediate operand is zero; unchanged otherwise.

Instruction Format:

5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	1	1	1	1	1	0	0
16-BIT WORD DATA															

ASL, ASR

Arithmetic Shift
(M68000 Family)

Operation: Destination Shifted By Count → Destination


Assembler Syntax:
ASd Dx,Dy
ASd # < data > ,Dy
ASd < ea >
where d is direction, L or R

Attributes: Size = (Byte, Word, Long)

Description: Arithmetically shifts the bits of the operand in the direction (L or R) specified. The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register may be specified in two different ways:
1. Immediate—The shift count is specified in the instruction (shift range, 1 – 8).
2. Register—The shift count is the value in the data register specified in instruction modulo 64.

The size of the operation can be specified as byte, word, or long. An operand in memory can be shifted one bit only, and the operand size is restricted to a word.


For ASL, the operand is shifted left; the number of positions shifted is the shift count. Bits shifted out of the high-order bit go to both the carry and the extend bits; zeros are shifted into the low-order bit. The overflow bit indicates if any sign changes occur during the shift.



ASL, ASR

Arithmetic Shift
(M68000 Family)

For ASR, the operand is shifted right; the number of positions shifted is the shift count. Bits shifted out of the low-order bit go to both the carry and the extend bits; the sign bit (MSB) is shifted into the high-order bit.



Condition Codes:

X	N	Z	V	C
.

- X — Set according to the last bit shifted out of the operand; unaffected for a shift count of zero.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if the most significant bit is changed at any time during the shift operation; cleared otherwise.
- C — Set according to the last bit shifted out of the operand; cleared for a shift count of zero.

Instruction Format:

REGISTER SHIFTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0		COUNT? REGISTER		dr		SIZE		lr	0	0		REGISTER

Instruction Fields:

Count/Register field—Specifies shift count or register that contains the shift count:
If *lr* = 0, this field contains the shift count. The values 1 – 7 represent counts of 1 – 7; a value of zero represents a count of eight.
If *lr* = 1, this field specifies the data register that contains the shift count (modulo 64).

ASL, ASR

Arithmetic Shift
(M68000 Family)

ASL, ASR

dr field—Specifies the direction of the shift.
0 — Shift right
1 — Shift left

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

i/r field
If i/r = 0, specifies immediate shift count.
If i/r = 1, specifies register shift count.

Register field—Specifies a data register to be shifted.

Instruction Format:



Instruction Fields:

dr field—Specifies the direction of the shift.
0 — Shift right
1 — Shift left

ASL, ASR

Arithmetic Shift
(M68000 Family)

ASL, ASR

Effective Address field—Specifies the operand to be shifted. Only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
−(An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

Bcc

Branch Conditionally
(M68000 Family)

Bcc

Operation: If Condition True
Then $PC + d_n \rightarrow PC$

Assembler Syntax: $Bcc < label >$

Attributes: Size = (Byte, Word, Long*)
*(MC68020, MC68030, and MC68040 only)

Description: If the specified condition is true, program execution continues at location (PC) + displacement. The program counter contains the address of the instruction word for the Bcc instruction plus two. The displacement is a two's-complement integer that represents the relative distance in bytes from the current program counter to the destination program counter. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used. If the 8-bit displacement field in the instruction word is all ones (\$FF), the 32-bit displacement (long word immediately following the instruction) is used. Condition code cc specifies one of the following conditional tests (refer to Table 3-19 for more information on these conditional tests):

Mnemonic	Condition	Mnemonic	Condition
CC(HI)	Carry Clear	LS	Low or Same
CS(LO)	Carry Set	LT	Less Than
EQ	Equal	MI	Minus
GE	Greater or Equal	NE	Not Equal
GT	Greater Than	PL	Plus
HI	High	VC	Overflow Clear
LE	Less or Equal	VS	Overflow Set

Condition Codes:
Not affected.

Bcc

Branch Conditionally
(M68000 Family)

Bcc

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	CONDITION				8-BIT DISPLACEMENT							
16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00															
32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF															

Instruction Fields:

Condition field—The binary code for one of the conditions listed in the table.

8-Bit Displacement field—Twos complement integer specifying the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.

16-Bit Displacement field—Used for the displacement when the 8-bit displacement field contains \$00.

32-Bit Displacement field—Used for the displacement when the 8-bit displacement field contains \$FF.

NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

BCHG

Test a Bit and Change
(M68000 Family)

BCHG

Operation: TEST (< number > of Destination) → Z;
TEST (< number > of Destination) → < bit number > of Destination

Assembler Syntax: BCHG Dn, < ea >
BCHG # < data >, < ea >

Attributes: Size = (Byte, Long)

Description: Tests a bit in the destination operand and sets the Z condition code appropriately, then inverts the specified bit in the destination. When the destination is a data register, any of the 32 bits can be specified by the modulo 32-bit number. When the destination is a memory location, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least significant bit. The bit number for this operation may be specified in either of two ways:

1. Immediate—The bit number is specified in a second word of the instruction.
2. Register—The specified data register contains the bit number.

Condition Codes:

X	N	Z	V	C
—	—	.	—	—

X — Not affected.
N — Not affected.
Z — Set if the bit tested is zero; cleared otherwise.
V — Not affected.
C — Not affected.

BCHG

Test a Bit and Change
(M68000 Family)

BCHG

Instruction Format:

BIT NUMBER DYNAMIC, SPECIFIED IN A REGISTER

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	REGISTER	1	0	1			MODE				REGISTER

Instruction Fields:

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Long only; all others are byte only.

**Can be used with CPU32.

BCHG

Test a Bit and Change
(M68000 Family)

BCHG

Instruction Format:

BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		0		0	0	1	0	0	0	0	1	MODE		EFFECTIVE ADDRESS REGISTER	
0		0		0	0	0	0	0	0	0	BIT NUMBER				

Instruction Fields:

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	—	(bd,An,Xn)**
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	([bd,An,Xn],od)
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	([bd,An],Xn,od)

*Long only; all others are byte only.
**Can be used with CPU32.

Bit Number field—Specifies the bit number.

BCLR

Test a Bit and Clear
(M68000 Family)

BCLR

Operation:	TEST (< bit number > of Destination) → Z; 0 → < bit number > of Destination
Assembler Syntax:	BCLR Dn, < ea > BCLR # < data >, < ea >
Attributes:	Size = (Byte, Long)

Description: Tests a bit in the destination operand and sets the Z condition code appropriately, then clears the specified bit in the destination. When a data register is the destination, any of the 32 bits can be specified by a modulo 32-bit number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least significant bit. The bit number for this operation can be specified in either of two ways:

- Immediate—The bit number is specified in a second word of the instruction.
- Register—The specified data register contains the bit number.

Condition Codes:

X	N	Z	V	C
—	—	.	—	—

- X — Not affected.
N — Not affected.
Z — Set if the bit tested is zero; cleared otherwise.
V — Not affected.
C — Not affected.

BCLR

Test a Bit and Clear
(M68000 Family)

BCLR

Instruction Format:

BIT NUMBER DYNAMIC, SPECIFIED IN A REGISTER

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	REGISTER		1	1	0	0	MODE		EFFECTIVE ADDRESS		REGISTER	

Instruction Fields:

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Long only; all others are byte only.

**Can be used with CPU32.

BCLR

Test a Bit and Clear
(M68000 Family)

BCLR

Instruction Format:

BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		0	0	0	1	0	0	0	1	0	MODE		EFFECTIVE ADDRESS			REGISTER
0		0	0	0	0	0	0	0	0	0	BIT NUMBER					

Instruction Fields:

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Long only; all others are byte only.

**Can be used with CPU32.

Bit Number field—Specifies the bit number.

BRA

Branch Always
(M68000 Family)

BRA

Operation: PC + d_n → PC

Assembler Syntax: BRA < label >

Attributes: Size = (Byte, Word, Long*)
*(MC68020, MC68030, MC68040 only)

Description: Program execution continues at location (PC) + displacement. The program counter contains the address of the instruction word of the BRA instruction plus two. The displacement is a twos complement integer that represents the relative distance in bytes from the current program counter to the destination program counter. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used. If the 8-bit displacement field in the instruction word is all ones (\$FF), the 32-bit displacement (long word immediately following the instruction) is used.

Condition Codes:
Not affected.

Instruction Format:



Instruction Fields:

- 8-Bit Displacement field—Twos complement integer specifying the number of bytes between the branch instruction and the next instruction to be executed.
- 16-Bit Displacement field—Used for a larger displacement when the 8-bit displacement is equal to \$00.
- 32-Bit Displacement field—Used for a larger displacement when the 8-bit displacement is equal to \$FF.

NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

BSET

Test a Bit and Set
(M68000 Family)

BSET

Operation: TEST (< bit number > of Destination) → Z; 1 → < bit number > of Destination


Assembler Syntax: BSET Dn, < ea >
BSET #< data >, < ea >

Attributes: Size = (Byte, Long)

Description: Tests a bit in the destination operand and sets the Z condition code appropriately, then sets the specified bit in the destination operand. When a data register is the destination, any of the 32 bits can be specified by a modulo 32-bit number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least significant bit. The bit number for this operation can be specified in either of two ways:

- Immediate—The bit number is specified in the second word of the instruction.
- Register—The specified data register contains the bit number.

Condition Codes:



- X — Not affected.
N — Not affected.
Z — Set if the bit tested is zero; cleared otherwise.
V — Not affected.
C — Not affected.

BSET

Test a Bit and Set
(M68000 Family)

BSET

Instruction Format:

BIT NUMBER DYNAMIC, SPECIFIED IN A REGISTER

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	REGISTER	1	1	1	1		MODE		EFFECTIVE ADDRESS	REGISTER	

Instruction Fields:

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₆ :An,Xn)	110	reg. number:An	(d ₆ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Long only; all others are byte only.

**Can be used with CPU32.

BSET

Test a Bit and Set
(M68000 Family)

BSET

Instruction Format:

BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	0	1	1	MODE	EFFECTIVE ADDRESS	REGISTER		
0	0	0	0	0	0	0	0								

Instruction Fields:

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₆ :An,Xn)	110	reg. number:An	(d ₆ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Long only; all others are byte only.

**Can be used with CPU32.

Bit Number field—Specifies the bit number.

BSR

Branch to Subroutine
(M68000 Family)

BSR

Operation: SP – 4 → SP; PC → (SP); PC + d_n → PC

Assembler Syntax: BSR < label >

Attributes: Size = (Byte, Word, Long*)
*(MC68020, MC68030, MC68040 only)

Description: Pushes the long-word address of the instruction immediately following the BSR instruction onto the system stack. The program counter contains the address of the instruction word plus two. Program execution then continues at location (PC) + displacement. The displacement is a twos complement integer that represents the relative distance in bytes from the current program counter to the destination program counter. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used. If the 8-bit displacement field in the instruction word is all ones (\$FF), the 32-bit displacement (long word immediately following the instruction) is used.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	0	1	8-BIT DISPLACEMENT						
16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00															
32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF															

BSR

Branch to Subroutine
(M68000 Family)

BSR

Instruction Fields:

8-Bit Displacement field—Twos complement integer specifying the number of bytes between the branch instruction and the next instruction to be executed.

16-Bit Displacement field—Used for a larger displacement when the 8-bit displacement is equal to \$00.

32-Bit Displacement field—Used for a larger displacement when the 8-bit displacement is equal to \$FF.

NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

BTST

Test a Bit
(M68000 Family)

Operation: TEST (< bit number > of Destination) → Z

Assembler BTST Dn, < ea >

Syntax: BTST # < data > , < ea >

Attributes: Size = (Byte, Long)

Description: Tests a bit in the destination operand and sets the Z condition code appropriately. When a data register is the destination, any of the 32 bits can be specified by a modulo 32-bit number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least significant bit. The bit number for this operation can be specified in either of two ways:

- 1. Immediate—The bit number is specified in a second word of the instruction.
- 2. Register—The specified data register contains the bit number.

Condition Codes:

X	N	Z	V	C
—	—	*	—	—

- X — Not affected.
- N — Not affected.
- Z — Set if the bit tested is zero; cleared otherwise.
- V — Not affected.
- C — Not affected.

BTST

Test a Bit
(M68000 Family)

Instruction Format:

BIT NUMBER DYNAMIC, SPECIFIED IN A REGISTER

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	REGISTER	1	0	0	0		MODE		EFFECTIVE ADDRESS	REGISTER	

Instruction Fields:

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn	(xxx).W	111	000
An	—	—	(xxx).L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	111	011
([bd,An,Xn].od)	110	reg. number:An	([bd,PC,Xn].od)	111	011
([bd,An].Xn.od)	110	reg. number:An	([bd,PC].Xn.od)	111	011

*Long only; all others are byte only.

**Can be used with CPU32.

BTST

Test a Bit
(M68000 Family)

Instruction Format:

BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	1	0	0	0	0	0		EFFECTIVE ADDRESS					
											MODE	REGISTER				
0	0	0	0	0	0	0	0		BIT NUMBER							

Instruction Fields:

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
—(An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

Bit Number field—Specifies the bit number.

CHK

Check Register Against Bounds
(M68000 Family)

CHK

Operation:

If Dn < 0 or Dn > Source
Then TRAP

Assembler

Syntax:

CHK < ea > ,Dn

Attributes:

Size = (Word, Long*)

*(MC68020, MC68030, MC68040 only)

Description: Compares the value in the data register specified in the instruction to zero and to the upper bound (effective address operand). The upper bound is a two's complement integer. If the register value is less than zero or greater than the upper bound, a CHK instruction exception (vector number 6) occurs.

Condition Codes:

	X	N	Z	V	C
—	—	*	U	U	U

X — Not affected.

N — Set if Dn < 0; cleared if Dn > effective address operand; undefined otherwise.

Z — Undefined.

V — Undefined.

C — Undefined.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	REGISTER			SIZE		0	EFFECTIVE ADDRESS		MODE	REGISTER	

CHK

Check Register Against Bounds
(M68000 Family)

CLR

Clear an Operand
(M68000 Family)

CLR

Instruction Fields:

Register field—Specifies the data register that contains the value to be checked.

Size field—Specifies the size of the operation.

11— Word operation

10— Long operation

Effective Address field—Specifies the upper bound operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
-(An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx)W	111	000
(xxx)L	111	001
#<data>	111	100
(d ₁₆ :PC)	111	010
(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

Operation: 0 → Destination

Assembler

Syntax: CLR <ea >

Attributes:

Size = (Byte, Word, Long)

Description: Clears the destination operand to zero. The size of the operation may be specified as byte, word, or long.

Condition Codes:

	X	N	Z	V	C
—	0	1	0	0	0

X — Not affected.

N — Always cleared.

Z — Always set.

V — Always cleared.

C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	SIZE	EFFECTIVE ADDRESS MODE	REGISTER					

CLR

Clear an Operand
(M68000 Family)

CLR

Instruction Fields:

Size field—Specifies the size of the operation.
00—Byte operation
01—Word operation
10—Long operation

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Register
Dn	000	reg. number:Dn	000
An	—	—	—
(An)	010	reg. number:An	001
(An) +	011	reg. number:An	—
— (An)	100	reg. number:An	—
(d ₁₆ :An)	101	reg. number:An	—
(d ₈ :An,Xn)	110	reg. number:An	—

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#<data>	—	—
(d ₁₆ :PC)	—	—
(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn].od)	110	reg. number:An
([bd,An].Xn.od)	110	reg. number:An

(bd,PC,Xn)*	—	—
([bd,PC,Xn].od)	—	—
([bd,PC].Xn.od)	—	—

*Can be used with CPU32.

NOTE

In the MC68000 and MC68008 a memory location is read before it is cleared.

CMP

Compare
(M68000 Family)

CMP

Operation: Destination – Source → cc

Assembler Syntax: CMP <ea> , Dn

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the source operand from the destination data register and sets the condition codes according to the result; the data register is not changed. The size of the operation can be byte, word, or long.

Condition Codes:

X	N	Z	V	C
—	*	*	*	*

X — Not affected.
N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Set if an overflow occurs; cleared otherwise.
C — Set if a borrow occurs; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	REGISTER	OPMODE	EFFECTIVE ADDRESS MODE				REGISTER				

Instruction Fields:

Register field—Specifies the destination data register.

Opmode field

Byte	Word	Long	Operation
000	001	010	Dn – <ea>

CMP

Compare
(M68000 Family)

CMP

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An*	001	reg. number:An	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
-(An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Word and Long only.

**Can be used with CPU32.

NOTE

CMPPA is used when the destination is an address register. CMPI is used when the source is immediate data. CMPM is used for memory-to-memory compares. Most assemblers automatically make the distinction.

CMPPA

Compare Address
(M68000 Family)

CMPPA

Operation: Destination – Source → cc

Assembler

Syntax: CMPPA <ea> , An

Attributes:

Size = (Word, Long)

Description: Subtracts the source operand from the destination address register and sets the condition codes according to the result; the address register is not changed. The size of the operation can be specified as word or long. Word length source operands are sign-extended to 32 bits for comparison.

Condition Codes:

X	N	Z	V	C
—	*	*	*	*

X — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.

C — Set if a borrow is generated; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	REGISTER	OPMODE	OPMODE	OPMODE	OPMODE	OPMODE	OPMODE	OPMODE	OPMODE	EFFECTIVE ADDRESS REGISTER	

CMPA

Compare Address
(M68000 Family)

CMPA

Instruction Fields:

Register field—Specifies the destination address register.

Opmode field—Specifies the size of the operation.

011—Word operation; the source operand is sign-extended to a long operand, and the operation is performed on the address register using all 32 bits.

111— Long operation.

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	001	reg. number:An	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
-(An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

CMPI

Compare Immediate
(M68000 Family)

CMPI

Operation: Destination – Immediate Data → cc

Assembler Syntax: CMPI # < data > , < ea >

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the immediate data from the destination operand and sets the condition codes according to the result; the destination location is not changed. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

	X	N	Z	V	C
—	*	*	*	*	*

- X — Not affected.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if an overflow occurs; cleared otherwise.
- C — Set if a borrow occurs; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0		SIZE		MODE				
16-BIT WORD DATA						32-BIT LONG DATA						EFFECTIVE ADDRESS REGISTER			
8-BIT BYTE DATA															

CMPI

Compare Immediate
(M68000 Family)

CMPI

Instruction Fields:

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

Effective Address field—Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₆ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#<data>	—	—
(d ₁₆ :PC)*	111	010
(d ₆ :PC,Xn)*	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn].od)	110	reg. number:An
([bd,An].Xn.od)	110	reg. number:An

(bd,PC,Xn)	111	011
([bd,PC,Xn].od)	111	011
([bd,PC].Xn.od)	111	011

*PC relative addressing modes do not apply to MC68000, MC68008, or MC6801.
**Can be used with CPU32.

Immediate field—Data immediately following the instruction.

If size = 00, the data is the low-order byte of the immediate word.
If size = 01, the data is the entire immediate word.
If size = 10, the data is the next two immediate words.

CMPM

Compare Memory
(M68000 Family)

CMPM

Operation: Destination – Source → CC

Assembler Syntax: CMPM (Ay) + ,(Ax) +

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the source operand from the destination operand and sets the condition codes according to the results; the destination location is not changed. The operands are always addressed with the postincrement addressing mode, using the address registers specified in the instruction. The size of the operation may be specified as byte, word, or long.

Condition Codes:

X	N	Z	V	C
—	*	*	*	*

X — Not affected.
N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Set if an overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	REGISTER Ax	1	SIZE	0	0	1	REGISTER Ay				

Instruction Fields:

Register Ax field—(always the destination) Specifies an address register in the postincrement addressing mode.

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

Register Ay field—(always the source) Specifies an address register in the postincrement addressing mode.

DBcc

Test Condition, Decrement, and Branch
(M68000 Family)

DBcc

- Operation:
- If Condition False
Then $(Dn - 1 \rightarrow Dn; \text{ If } Dn \neq -1 \text{ Then } PC + d_n \rightarrow PC)$
- Assembler Syntax:
- DBcc Dn, < label >
- Attributes:
- Size = (Word)

Description: Controls a loop of instructions. The parameters are a condition code, a data register (counter), and a displacement value. The instruction first tests the condition for termination; if it is true, no operation is performed. If the termination condition is not true, the low-order 16 bits of the counter data register decrement by one. If the result is -1 , execution continues with the next instruction. If the result is not equal to -1 , execution continues at the location indicated by the current value of the program counter plus the sign-extended 16-bit displacement. The value in the program counter is the address of the instruction word of the DBcc instruction plus two. The displacement is a twos complement integer that represents the relative distance in bytes from the current program counter to the destination program counter. Condition code cc specifies one of the following conditional tests (refer to Table 3-19 for more information on these conditional tests):

Mnemonic	Condition	Mnemonic	Condition
CC(HI)	Carry Clear	LS	Low or Same
CS(LO)	Carry Set	LT	Less Than
EQ	Equal	MI	Minus
F	False	NE	Not Equal
GE	Greater or Equal	PL	Plus
GT	Greater Than	T	True
HI	High	VC	Overflow Clear
LE	Less or Equal	VS	Overflow Set

Condition Codes:
Not affected.

Instruction Format:



Instruction Fields:

- Condition field—The binary code for one of the conditions listed in the table.
- Register field—Specifies the data register used as the counter.
- Displacement field—Specifies the number of bytes to branch.

NOTE

The terminating condition is similar to the UNTIL loop clauses of high-level languages. For example: DBMI can be stated as "decrement and branch until minus".

Most assemblers accept DBRA for DBF for use when only a count terminates the loop (no condition is tested).

A program can enter a loop at the beginning or by branching to the trailing DBcc instruction. Entering the loop at the beginning is useful for indexed addressing modes and dynamically specified bit operations. In this case, the control index count must be one less than the desired number of loop executions. However, when entering a loop by branching directly to the trailing DBcc instruction, the control count should equal the loop execution count. In this case, if a zero count occurs, the DBcc instruction does not branch, and the main loop is not executed.

DIVS, DIVSL

Signed Divide
(M68000 Family)

DIVS, DIVSL

Operation: Destination ÷ Source → Destination

Assembler DIVS.W < ea >, Dn32/16 → 16r – 16q

Syntax: *DIVS.L < ea >, Dq 32/32 → 32r

*DIVS.L < ea >, Dr:Dq 64/32 → 32r – 32q

*DIVSL.L < ea >, Dr:Dq 32/32 → 32r – 32q

*Applies to MC68020, MC68030, MC68040, CPU32 only

Attributes: Size = (Word, Long)

Description: Divides the signed destination operand by the signed source operand and stores the signed result in the destination. The instruction uses one of four forms. The word form of the instruction divides a long word by a word. The result is a quotient in the lower word (least significant 16 bits) and a remainder in the upper word (most significant 16 bits). The sign of the remainder is the same as the sign of the dividend.

The first long form divides a long word by a long word. The result is a long quotient; the remainder is discarded.

The second long form divides a quad word (in any two data registers) by a long word. The result is a long-word quotient and a long-word remainder.

The third long form divides a long word by a long word. The result is a long-word quotient and a long-word remainder.

Two special conditions may arise during the operation:

- 1. Division by zero causes a trap.
- 2. Overflow may be detected and set before the instruction completes. If the instruction detects an overflow, it sets the overflow condition code, and the operands are unaffected.

Condition Codes:

X	N	Z	V	C
—	*	*	*	0

X—Not affected.

N — Set if the quotient is negative; cleared otherwise; undefined if overflow or divide by zero occurs.

Z — Set if the quotient is zero; cleared otherwise; undefined if overflow or divide by zero occurs.

V — Set if division overflow occurs; undefined if divide by zero occurs; cleared otherwise.

C — Always cleared.

DIVS, DIVSL

Signed Divide
(M68000 Family)

DIVS, DIVSL

Instruction Format:

WORD															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0	REGISTER	1	1	1	1	MODE			EFFECTIVE ADDRESS REGISTER		

Instruction Fields:

Register field—Specifies any of the eight data registers. This field always specifies the destination operand.

Effective Address field—Specifies the source operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx).W	111	000
An	—	—	(xxx).L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer.

DIVS, DIVSL

Signed Divide
(M68000 Family)

DIVS, DIVSL

Signed Divide
(M68000 Family)

DIVS, DIVSL


DIVS, DIVSL

Instruction Format:

Register Dr field—After the division, this register contains the 32-bit remainder. If Dr and Dq are the same register, only the quotient is returned. If the size field is 1, this field also specifies the data register that contains the high-order 32 bits of the dividend.

NOTE

Overflow occurs if the quotient is larger than a 32-bit signed integer.



Instruction Fields:

Effective Address field—Specifies the source operand. Only data alterable addressing modes can be used as listed in the following tables:

MC68020, MC68030, and MC68040 only

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
− (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011
(bd:An,Xn)	110	reg. number:An	(bd:PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

([bd:An,Xn],od)	110	reg. number:An	([bd:PC,Xn],od)	111	011
([bd:An],Xn,od)	110	reg. number:An	([bd:PC],Xn,od)	111	011

Register Dq field—Specifies a data register for the destination operand. The low-order 32 bits of the dividend comes from this register, and the 32-bit quotient is loaded into this register.

Size field—Selects a 32- or 64-bit division operation.
0 — 32-bit dividend is in register Dq.
1 — 64-bit dividend is in Dr − Dq.

DIVU, DIVUL

Unsigned Divide
(M68000 Family)

DIVU, DIVUL

Operation: Destination ÷ Source → Destination

Assembler DIVU.W <ea>, Dn32/16 → 16r – 16q

Syntax: *DIVU.L <ea>, Dq 32/32 → 32r

*DIVU.L <ea>, Dr:Dq 64/32 → 32r – 32q

*DIVUL.L <ea>, Dr:Dq 32/32 → 32r – 32q

*Applies to MC68020, MC68030, MC68040, CPU32 only.

Attributes: Size = (Word, Long)

Description: Divides the unsigned destination operand by the unsigned source operand and stores the unsigned result in the destination. The instruction uses one of four forms. The word form of the instruction divides a long word by a word. The result is a quotient in the lower word (least significant 16 bits) and a remainder in the upper word (most significant 16 bits).

The first long form divides a long word by a long word. The result is a long quotient; the remainder is discarded.

The second long form divides a quad word (in any two data registers) by a long word. The result is a long-word quotient and a long-word remainder.

The third long form divides a long word by a long word. The result is a long-word quotient and a long-word remainder.

Two special conditions may arise during the operation:

- 1. Division by zero causes a trap.
- 2. Overflow may be detected and set before the instruction completes. If the instruction detects an overflow, it sets the overflow condition code, and the operands are unaffected.

Condition Codes:

X	N	Z	V	C
—	*	*	*	0

- X — Not affected.
- N — Set if the quotient is negative; cleared otherwise; undefined if overflow or divide by zero occurs.
- Z — Set if the quotient is zero; cleared otherwise; undefined if overflow or divide by zero occurs.
- V — Set if division overflow occurs; cleared otherwise; undefined if divide by zero occurs.
- C — Always cleared.

DIVU, DIVUL

Unsigned Divide
(M68000 Family)

DIVU, DIVUL

Instruction Format:

WORD															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0	REGISTER	0	1	1	1	MODE	EFFECTIVE ADDRESS REGISTER				

Instruction Fields:

Register field—Specifies any of the eight data registers; this field always specifies the destination operand.

Effective Address field—Specifies the source operand. Only data addressing modes can be used as listed in the following tables:

MC68020, MC68030, and MC68040 only

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx).W	111	000
An	—	—	(xxx).L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An:Xn)	110	reg. number:An	(d ₈ :PC:Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
((bd,An,Xn).od)	110	reg. number:An	((bd,PC,Xn).od)	111	011
((bd,An).Xn.od)	110	reg. number:An	((bd,PC).Xn.od)	111	011

**Can be used with CPU32.

NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer.

DIVU, DIVUL


Unsigned Divide
(M68000 Family)

DIVU, DIVUL

Unsigned Divide
(M68000 Family)

DIVU, DIVUL

Instruction Format:



Instruction Fields:

Effective Address field—Specifies the source operand. Only data addressing modes can be used as listed in the following tables:

MC68020, MC68030, and MC68040 only

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
− (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011
(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011

MC68020, MC68030, and MC68040 only

([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

Register Dq field—Specifies a data register for the destination operand. The low-order 32 bits of the dividend comes from this register, and the 32-bit quotient is loaded into this register.

Size field—Selects a 32- or 64-bit division operation.
0 — 32-bit dividend is in register Dq.
1 — 64-bit dividend is in Dr − Dq.

Register Dr field—After the division, this register contains the 32-bit remainder. If Dr and Dq are the same register, only the quotient is returned. If the size field is 1, this field also specifies the data register that contains the high-order 32 bits of the dividend.

NOTE

Overflow occurs if the quotient is larger than a 32-bit unsigned integer.

EOR

Exclusive-OR Logical
(M68000 Family)

EOR

Exclusive-OR Logical
(M68000 Family)

EOR

Operation: Source ⊕ Destination → Destination

Assembler Syntax: EOR Dn, <ea >

Attributes: Size = (Byte, Word, Long)


Description: Performs an exclusive-OR operation on the destination operand using the source operand and stores the result in the destination location. The size of the operation may be specified to be byte, word, or long. The source operand must be a data register. The destination operand is specified in the effective address field.

Condition Codes:

X	N	Z	V	C
—	*	*	0	0

- X — Not affected.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:



Instruction Fields:

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
100	101	110	<ea > ⊕ Dn → <ea >

Memory-to-data-register operations are not allowed. Most assemblers use EORl when the source is immediate data.

NOTE

MC68020, MC68030, and MC68040 only

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An)+	011	reg. number:An			
—(An)	100	reg. number:An			
(d ₁₆ ,An)	101	reg. number:An	(d ₁₆ ,PC)	—	—
(d ₈ ,An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	—	—

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

EORI

Exclusive-OR Immediate
(M68000 Family)

EORI

Operation:

Immediate Data ⊕ Destination → Destination

Assembler Syntax:

EORI # < data > , < ea >

Attributes:

Size = (Byte, Word, Long)

Description: Performs an exclusive-OR operation on the destination operand using the immediate data and the destination operand and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

X	N	Z	V	C
—	*	*	0	0

- X — Not affected.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0						0	0	0	1	0	0	SIZE		EFFECTIVE ADDRESS	
16-BIT WORD DATA										8-BIT BYTE DATA					
32-BIT LONG DATA															

EORI

Exclusive-OR Immediate
(M68000 Family)

EORI

Instruction Fields:

Size field—Specifies the size of the operation.
00— Byte operation
01— Word operation
10— Long operation

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ ,An)	101	reg. number:An	(d ₁₆ ,PC)	—	—
(d ₈ ,An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)*	—	—
((bd,An,Xn),od)	110	reg. number:An	((bd,PC,Xn),od)	—	—
((bd,An),Xn,od)	110	reg. number:An	((bd,PC),Xn,od)	—	—

*Can be used with CPU32.

Immediate field—Data immediately following the instruction.
If size = 00, the data is the low-order byte of the immediate word.
If size = 01, the data is the entire immediate word.
If size = 10, the data is next two immediate words.

EORI
to CCR

Exclusive-OR Immediate
to Condition Code
(M68000 Family)

EORI
to CCR

Operation: Source \oplus CCR \rightarrow CCR

Assembler
Syntax: EORI # < data > ,CCR

Attributes: Size = (Byte)

Description: Performs an exclusive-OR operation on the condition code register using the immediate operand and stores the result in the condition code register (low-order byte of the status register). All implemented bits of the condition code register are affected.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Changed if bit 4 of immediate operand is one; unchanged otherwise.
- N — Changed if bit 3 of immediate operand is one; unchanged otherwise.
- Z — Changed if bit 2 of immediate operand is one; unchanged otherwise.
- V — Changed if bit 1 of immediate operand is one; unchanged otherwise.
- C — Changed if bit 0 of immediate operand is one; unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	0	0	1	1	1	1	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

8-BIT BYTE DATA

EORI
to SR

Exclusive-OR Immediate to the Status Register
(M68000 Family)

EORI
to SR

Operation: If Supervisor State
Then Source \oplus SR \rightarrow SR
ELSE TRAP

Assembler
Syntax: EORI # < data > ,SR

Attributes: Size = (Word)

Description: Performs an exclusive-OR operation on the contents of the status register using the immediate operand and stores the result in the status register. All implemented bits of the status register are affected.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Changed if bit 4 of immediate operand is one; unchanged otherwise.
- N — Changed if bit 3 of immediate operand is one; unchanged otherwise.
- Z — Changed if bit 2 of immediate operand is one; unchanged otherwise.
- V — Changed if bit 1 of immediate operand is one; unchanged otherwise.
- C — Changed if bit 0 of immediate operand is one; unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	0	1	1	1	1	1	0	0

16-BIT WORD DATA

EXG

Exchange Registers
(M68000 Family)

EXG

Operation: Rx ←→ Ry

Assembler Syntax: EXG Dx,Dy
EXG Ax,Ay EXG Dx,Ay

Attributes: Size = (Long)

Description: Exchanges the contents of two 32-bit registers. The instruction performs three types of exchanges.

1. Exchange data registers.
2. Exchange address registers.
3. Exchange a data register and an address register.

Condition Codes:
Not affected.



Instruction Fields:

Register Rx field—Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the data register.

Opmode field—Specifies the type of exchange.

- 01000—Data registers
- 01001—Address registers
- 10001—Data register and address register

Register Ry field—Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the address register.

EXT, EXTB

Sign-Extend
(M68000 Family)



EXT, EXTB

Operation: Destination Sign-Extended → Destination

Assembler Syntax: EXT.W Dnextend byte to word
EXT.L Dnextend word to long word
EXT.B.L Dnextend byte to long word (MC68020, MC68030
MC68040, CPU32)

Attributes: Size = (Word, Long)

Description: Extends a byte in a data register to a word or a long word, or a word in a data register to a long word, by replicating the sign bit to the left. If the operation extends a byte to a word, bit 7 of the designated data register is copied to bits 15 – 8 of that data register. If the operation extends a word to a long word, bit 15 of the designated data register is copied to bits 31 – 16 of the data register. The EXTB form copies bit 7 of the designated register to bits 31 – 8 of the data register.



Instruction Fields:

Opmode field—Specifies the size of the sign-extension operation.

- 010—Sign-extend low-order byte of data register to word.
- 011—Sign-extend low-order word of data register to long.
- 111—Sign-extend low-order byte of data register to long.

Register field—Specifies the data register is to be sign-extended.

ILLEGAL

Take Illegal Instruction Trap
(M68000 Family)

ILLEGAL

Operation: *SSP – 2 → SSP; Vector Offset → (SSP);
SSP – 4 → SSP; PC → (SSP);
SSP – 2 → SSP; SR → (SSP);
Illegal Instruction Vector Address → PC

*The MC68000 and MC68008 cannot write the vector offset and format code to the system stack.

Assembler Syntax: ILLEGAL

Attributes: Unsized

Description: Forces an illegal instruction exception, vector number 4. All other illegal instruction bit patterns are reserved for future extension of the instruction set and should not be used to force an exception.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1	1	1	1	1	0	0

JMP

Jump
(M68000 Family)

JMP

Operation: Destination Address → PC

Assembler Syntax: JMP <ea >

Attributes: Unsized

Description: Program execution continues at the effective address specified by the instruction. The addressing mode for the effective address must be a control addressing mode.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	1						
										EFFECTIVE ADDRESS MODE		REGISTER			

Instruction Field:

Effective Address field—Specifies the address of the next instruction. Only control addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number·An	#<data>	—	—
(An) +	—	—			
– (An)	—	—			
(d ₁₆ ·An)	101	reg. number·An	(d ₁₆ ·PC)	111	010
(d ₈ ·An,Xn)	110	reg. number·An	(d ₈ ·PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number·An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number·An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number·An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

JSR

Jump to Subroutine
(M68000 Family)

JSR

Operation: SP – 4 → Sp; PC → (SP); Destination Address → PC

Assembler Syntax: JSR <ea >

Attributes: Unsized

Description: Pushes the long-word address of the instruction immediately following the JSR instruction onto the system stack. Program execution then continues at the address specified in the instruction.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	0		EFFECTIVE ADDRESS MODE			REGISTER	

Instruction Field:

Effective Address field—Specifies the address of the next instruction. Only control addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	—	—
An	—	—
(An)	010	reg. number:An
(An) +	—	—
– (An)	—	—
(d ₁₆ :An)	101	reg. number:An
(d ₆ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx):W	111	000
(xxx):L	111	001
#<data>	—	—
(d ₁₆ :PC)	111	010
(d ₆ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

*Can be used with CPU32.

LEA

Load Effective Address
(M68000 Family)

LEA

Operation: <ea > → An

Assembler Syntax: LEA <ea >,An

Attributes: Size = (Long)

Description: Loads the effective address into the specified address register. All 32 bits of the address register are affected by this instruction.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0		REGISTER		1	1	1		EFFECTIVE ADDRESS MODE			REGISTER	

Instruction Fields:

Register field—Specifies the address register to be updated with the effective address.
Effective Address field—Specifies the address to be loaded into the address register.
Only control addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	—	—
An	—	—
(An)	010	reg. number:An
(An) +	—	—
– (An)	—	—
(d ₁₆ :An)	101	reg. number:An
(d ₆ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx):W	111	000
(xxx):L	111	001
#<data>	—	—
(d ₁₆ :PC)	111	010
(d ₆ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

*Can be used with CPU32.

LINK

Link and Allocate
(M68000 Family)

LINK

Operation: SP - 4 → SP; An → (SP); SP → An; SP + d_n → SP


Assembler Syntax: LINK An, # <displacement >

Attributes: Size = (Word, Long*)
*MC68020, MC68030, MC68040 and CPU32 only.


Description: Pushes the contents of the specified address register onto the stack. Then loads the updated stack pointer into the address register. Finally, adds the displacement value to the stack pointer. For word-size operation, the displacement is the sign-extended word following the operation word. For long size operation, the displacement is the long word following the operation word. The address register occupies one long word on the stack. The user should specify a negative displacement in order to allocate stack area.

Condition Codes:
Not affected.

Instruction Format:



Instruction Format:



LINK

Link and Allocate
(M68000 Family)

LINK

Instruction Fields:

Register field—Specifies the address register for the link.

Displacement field—Specifies the two's complement integer to be added to the stack pointer.

NOTE

LINK and UNLK can be used to maintain a linked list of local data and parameter areas on the stack for nested subroutine calls.

LSL, LSR

Logical Shift
(M68000 Family)

Operation: Destination Shifted By Count → Destination

Assembler
Syntax: LScD Dx,Dy
LScD # < data > ,Dy
LScD < ea >
where d is direction, L or R


Attributes: Size = (Byte, Word, Long)

Description: Shifts the bits of the operand in the direction specified (L or R). The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register is specified in two different ways:


1. Immediate—The shift count (1 – 8) is specified in the instruction.
2. Register—The shift count is the value in the data register specified in the instruction modulo 64.

The size of the operation for register destinations may be specified as byte, word, or long. The contents of memory, < ea > , can be shifted one bit only, and the operand size is restricted to a word.

The LSL instruction shifts the operand to the left the number of positions specified as the shift count. Bits shifted out of the high-order bit go to both the carry and the extend bits; zeros are shifted into the low-order bit.



The LSR instruction shifts the operand to the right the number of positions specified as the shift count. Bits shifted out of the low-order bit go to both the carry and the extend bits; zeros are shifted into the high-order bit.



LSL, LSR

Logical Shift
(M68000 Family)

Condition Codes:

X	N	Z	V	C
*	*	*	0	*

- X — Set according to the last bit shifted out of the operand; unaffected for a shift count of zero.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Set according to the last bit shifted out of the operand; cleared for a shift count of zero.

Instruction Format:

REGISTER SHIFTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0		COUNT/ REGISTER		dr		SIZE		0	1			REGISTER

Instruction Fields:

Count/Register field

If *i/r* = 0, this field contains the shift count. The values 1 – 7 represent shifts of 1 – 7; value of zero specifies a shift count of eight.

If *i/r* = 1, the data register specified in this field contains the shift count (modulo 64).

dr field—Specifies the direction of the shift.

- 0 — Shift right
- 1 — Shift left

Size field—Specifies the size of the operation.

- 00 — Byte operation
 - 01 — Word operation
 - 10 — Long operation *i/r* field
- If *i/r* = 0, specifies immediate shift count.
If *i/r* = 1, specifies register shift count.

Register field—Specifies a data register to be shifted.

LSL, LSR

Logical Shift
(M68000 Family)

LSL, LSR

Instruction Format:

MEMORY SHIFTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	0	1	dr	1	1						
										EFFECTIVE ADDRESS		REGISTER			
										MODE					

Instruction Fields:

- dr field—Specifies the direction of the shift.
0 — Shift right
1 — Shift left

Effective Address field—Specifies the operand to be shifted. Only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	—	—
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
— (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx),W	111	000
(xxx),L	111	001
#<data>	—	—
(d ₁₆ :PC)	—	—
(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
((bd,An,Xn],od)	110	reg. number:An
((bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	—	—
((bd,PC,Xn],od)	—	—
((bd,PC],Xn,od)	—	—

*Can be used with CPU32.

MOVE

Move Data from Source to Destination
(M68000 Family)

MOVE

Operation: Source → Destination

Assembler

Syntax: MOVE <ea> , <ea>

Attributes: Size = (Byte, Word, Long)

Description: Moves the data at the source to the destination location and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long. Condition Codes:

X	N	Z	V	C
—	*	*	0	0

- X — Not affected.
N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Always cleared.
C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SIZE		REGISTER		DESTINATION		MODE		MODE		SOURCE		REGISTER	

Instruction Fields:

Size field—Specifies the size of the operand to be moved.

- 01 — Byte operation
11 — Word operation
10 — Long operation

MOVE

Move Data from Source to Destination
(M68000 Family)

MOVE

Destination Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
— (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An,Xn)	110	reg. number:An

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

*Can be used with CPU32.

MOVE

Move Data from Source to Destination
(M68000 Family)

MOVE

Source Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
— (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An,Xn)	110	reg. number:An

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

*For byte size operation, address register direct is not allowed.

**Can be used with CPU32.

NOTE

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

MOVEA

Move Address
(M68000 Family)

MOVEA

Operation: Source → Destination

Assembler Syntax: MOVEA <ea> ,An

Attributes: Size = (Word, Long)

Description: Moves the contents of the source to the destination address register. The size of the operation is specified as word or long. Word-size source operands are sign-extended to 32-bit quantities.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SIZE		DESTINATION REGISTER		0	0	0	1	MODE		SOURCE REGISTER			

Instruction Fields:

Size field—Specifies the size of the operand to be moved.

11 — Word operation; the source operand is sign-extended to a long operand and all 32 bits are loaded into the address register.

10 — Long operation.

Destination Register field—Specifies the destination address register.

MOVEA

Move Address
(M68000 Family)

MOVEA

Effective Address field—Specifies the location of the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	001	reg. number:An	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
− (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

MOVE
to CCR

Move to Condition Code Register
(M68000 Family)

MOVE
to CCR

Operation: Source → CCR

Assembler Syntax: MOVE <ea> ,CCR

Attributes: Size = (Word)

Description: Moves the low-order byte of the source operand to the condition code register. The upper byte of the source operand is ignored; the upper byte of the status register is not altered.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set to the value of bit 4 of the source operand.
- N — Set to the value of bit 3 of the source operand.
- Z — Set to the value of bit 2 of the source operand.
- V — Set to the value of bit 1 of the source operand.
- C — Set to the value of bit 0 of the source operand.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	0	1	1	MODE		EFFECTIVE ADDRESS REGISTER		

MOVE
to CCR

Move to Condition Code Register
(M68000 Family)

MOVE
to CCR

Instruction Field:

Effective Address field—Specifies the location of the source operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx).W	111	000
An	—	—	(xxx).L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ .PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ .PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn].od)	110	reg. number:An	([bd,PC,Xn].od)	111	011
([bd,An].Xn.od)	110	reg. number:An	([bd,PC].Xn.od)	111	011

*Can be used with CPU32.

NOTE

MOVE to CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

MOVE
from SR

Move from the Status Register
(MC68000, MC68008)

MOVE
from SR

Operation: SR → Destination

Assembler Syntax: MOVE SR, < ea >

Attributes: Size = (Word)

Description: Moves the data in the status register to the destination location. The destination is word length. Unimplemented bits are read as zeros.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1						
										EFFECTIVE ADDRESS MODE		REGISTER			

Instruction Fields:

Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

NOTE

Use the MOVE from CCR instruction to access only the condition codes. Memory destination is read before it is written to.

MOVE
to SR

Move to the Status Register
(M68000 Family)

MOVE
to SR

Operation: If Supervisor State
Then Source → SR
Else TRAP

Assembler Syntax: MOVE < ea >, SR

Attributes: Size = (Word)

Description: Moves the data in the source operand to the status register. The source operand is a word, and all implemented bits of the status register are affected.

Condition Codes:
Set according to the source operand.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1						
										EFFECTIVE ADDRESS MODE		REGISTER			

MOVE to SR

Move to the Status Register (M68000 Family)

MOVE to SR

Instruction Field:

Effective Address field—Specifies the location of the source operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
—(An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₆ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx):W	111	000
(xxx):L	111	001
# < data >	111	100
(d ₁₆ :PC)	111	010
(d ₆ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd:An,Xn)*	110	reg. number:An
([bd:An,Xn],od)	110	reg. number:An
([bd:An],Xn,od)	110	reg. number:An

(bd:PC,Xn)*	111	011
([bd:PC,Xn],od)	111	011
([bd:PC],Xn,od)	111	011

*Available for the CPU32.

MOVE USP

Move User Stack Pointer (M68000 Family)

MOVE USP

Operation:

If Supervisor State
Then USP → An or An → USP
Else TRAP

Assembler Syntax:

MOVE USP,An
MOVE An,USP

Attributes:

Size = (Long)

Description: Moves the contents of the user stack pointer to or from the specified address register.

Condition Codes:

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	1	0	0	1	1	0	dr		REGISTER

Instruction Fields:

- dr field—Specifies the direction of transfer.
- 0—Transfer the address register to the user stack pointer.
 - 1—Transfer the user stack pointer to the address register.
- Register field—Specifies the address register for the operation.

MOVEM

Move Multiple Registers
(M68000 Family)

- Operation:** Registers → Destination; Source → Registers
- Assembler Syntax:** MOVEM <list> , <ea>
MOVEM <ea> , <list>
- Attributes:** Size = (Word, Long)

Description: Moves the contents of selected registers to or from consecutive memory locations starting at the location specified by the effective address. A register is selected if the bit in the mask field corresponding to that register is set. The instruction size determines whether 16 or 32 bits of each register are transferred. In the case of a word transfer to either address or data registers, each word is sign-extended to 32 bits, and the resulting long word is loaded into the associated register.

Selecting the addressing mode also selects the mode of operation of the MOVEM instruction, and only the control modes, the predecrement mode, and the postincrement mode are valid. If the effective address is specified by one of the control modes, the registers are transferred starting at the specified address, and the address is incremented by the operand length (2 or 4) following each transfer. The order of the registers is from D0 to D7, then from A0 to A7.


If the effective address is specified by the predecrement mode, only a register-to-memory operation is allowed. The registers are stored starting at the specified address minus the operand length (2 or 4), and the address is decremented by the operand length following each transfer. The order of storing is from A7 to A0, then from D7 to D0. When the instruction has completed, the decremented address register contains the address of the last operand stored. For the MC68020, MC68030, MC68040, and CPU32, if the addressing register is also moved to memory, the value written is the initial register value decremented by the size of the operation. The MC68000 and MC68010 write the initial register value (not decremented).

If the effective address is specified by the postincrement mode, only a memory-to-register operation is allowed. The registers are loaded starting at the specified address; the address is incremented by the operand length (2 or 4) following each transfer. The order of loading is the same as that of control mode addressing. When the instruction has completed, the incremented address register contains the address of the last operand loaded plus the operand length. If the addressing register is also loaded from memory, the memory value is ignored and the register is written with the postincremented effective address.

MOVEM

Move Multiple Registers
(M68000 Family)

- Condition Codes:** Not affected.
- Instruction Format:**



Instruction Fields:

dr field—Specifies the direction of the transfer.
0 — Register to memory.
1 — Memory to register.

Size field—Specifies the size of the registers being transferred.
0 — Word transfer
1 — Long transfer

Effective Address field—Specifies the memory address for the operation. For register-to-memory transfers, only control alterable addressing modes or the predecrement addressing mode can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An) +	010	reg. number:An	#<data>	—	—
— (An)	100	—			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₆ :An,Xn)	110	reg. number:An	(d ₆ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
((bd,An,Xn),od)	110	reg. number:An	((bd,PC,Xn),od)	—	—
((bd,An),Xn,od)	110	reg. number:An	((bd,PC),Xn,od)	—	—

*Can be used with CPU32.

MOVEM

Move Multiple Registers
(M68000 Family)

MOVEM

For memory-to-register transfers, only control addressing modes or the postincrement addressing mode can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	—	—			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

Register List Mask field—Specifies the registers to be transferred. The low-order bit corresponds to the first register to be transferred; the high-order bit corresponds to the last register to be transferred. Thus, for both control modes and postincrement mode addresses, the mask correspondence is:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

For the predecrement mode addresses, the mask correspondence is reversed:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D0	D1	D2	D3	D4	D5	D6	D7	A0	A1	A2	A3	A4	A5	A6	A7

MOVEP

Move Peripheral Data
(M68000 Family)

MOVEP

Operation: Source → Destination

Assembler MOVEP Dx,(d₁₆:Ay)

Syntax: MOVEP (d₁₆:Ay),Dx

Attributes: Size = (Word, Long)

Description: Moves data between a data register and alternate bytes within the address space starting at the location specified and incrementing by two. The high-order byte of the data register is transferred first, and the low-order byte is transferred last. The memory address is specified in the address register indirect plus 16-bit displacement addressing mode. This instruction was originally designed for interfacing 8-bit peripherals on a 16-bit data bus, such as the MC68000 bus. Although supported by the MC68020, MC68030, and MC68040, this instruction is not useful for those processors with an external 32-bit bus.

Example: Long transfer to/from an even address.

Byte Organization in Register



Byte Organization in 16-Bit Memory (Low Address at Top)



MOVEP

Move Peripheral Data
(M68000 Family)

MOVEP

Move Peripheral Data
(M68000 Family)

MOVEP

Byte Organization in 32-Bit Memory

31	24	23	16	15	8	7	0
HIGH ORDER				MID UPPER			
MID LOWER				LOW ORDER			

or

31	24	23	16	15	8	7	0
				HIGH ORDER			
MID UPPER				MID LOWER			
LOW ORDER							

Example: Word transfer to/from (odd address).

Byte Organization in Register

31	24	23	16	15	8	7	0
				HIGH ORDER		LOW ORDER	

Byte Organization in
16-Bit Memory
(Low Address at Top)

15	8	7	0
		HIGH ORDER	
		LOW ORDER	

Byte Organization in 32-Bit Memory

31	24	23	16	15	8	7	0
				LOW ORDER			
						HIGH ORDER	

or

31	24	23	16	15	8	7	0
		HIGH ORDER					
		LOW ORDER					

Condition Codes:

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	DATA REGISTER		OPMODE					0	0	1	ADDRESS REGISTER	
16-BIT DISPLACEMENT															

Instruction Fields:

Data Register field—Specifies the data register for the instruction.

Opmode field—Specifies the direction and size of the operation.

100— Transfer word from memory to register.

101— Transfer long from memory to register.

110— Transfer word from register to memory.

111— Transfer long from register to memory.

Address Register field—Specifies the address register which is used in the address register indirect plus displacement addressing mode.

Displacement field—Specifies the displacement used in the operand address.

MOVEQ

Move Quick
(M68000 Family)

Operation: Immediate Data → Destination

Assembler Syntax: MOVEQ # < data > ,Dn

Attributes: Size = (Long)

Description: Moves a byte of immediate data to a 32-bit data register. The data in an 8-bit field within the operation word is sign-extended to a long operand in the data register as it is transferred.

Condition Codes:

X	N	Z	V	C
—	*	*	0	0

- X — Not affected.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	REGISTER				0	DATA					

Instruction Fields:

Register field—Specifies the data register to be loaded.

Data field—Eight bits of data, which are sign-extended to a long operand.

MULS

Signed Multiply
(M68000 Family)

Operation: Source x Destination → Destination

Assembler Syntax: MULS,W < ea > ,Dn
 *MULS,L < ea > ,DI 32 x 32 → 32
 *MULS,L < ea > ,Dh — DI 32 x 32 → 64

*Applies to MC68020, MC68030, MC68040, CPU32

Attributes: Size = (Word, Long)

Description: Multiplies two signed operands yielding a signed result. This instruction has a word operand form and a long operand form.

In the word form, the multiplier and multiplicand are both word operands, and the result is a long-word operand. A register operand is the low-order word; the upper word of the register is ignored. All 32 bits of the product are saved in the destination data register.

In the long form, the multiplier and multiplicand are both long-word operands, and the result is either a long word or a quad word. The long-word result is the low-order 32 bits of the quad-word result; the high-order 32 bits of the product are discarded.

Condition Codes:

X	N	Z	V	C
—	*	*	*	0

- X — Not affected.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if overflow; cleared otherwise.
- C — Always cleared.

NOTE

Overflow (V = 1) can occur only when multiplying 32-bit operands to yield a 32-bit result. Overflow occurs if the high-order 32 bits of the quad-word product are not the sign extension of the low-order 32 bits.

MULS

Signed Multiply
(M68000 Family)

MULS

Signed Multiply
(M68000 Family)

MULS

MULS

Instruction Format:

Instruction Format:

WORD

LONG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	REGISTER		1	1	1	1	EFFECTIVE ADDRESS					
										MODE	REGISTER				

MULU

Unsigned Multiply
(M68000 Family)

Operation: Source x Destination → Destination

Assembler Syntax: MULU.W <ea>,Dn16 x 16 → 32
*MULU.L <ea>,DI 32 x 32 → 32
*MULU.L <ea>,Dh – DI 32 x 32 → 64
*Applies to MC68020, MC68030, MC68040, CPU32 only

Attributes: Size = (Word, Long)

Description: Multiplies two unsigned operands yielding an unsigned result. This instruction has a word operand form and a long operand form.

In the word form, the multiplier and multiplicand are both word operands, and the result is a long-word operand. A register operand is the low-order word; the upper word of the register is ignored. All 32 bits of the product are saved in the destination data register.

In the long form, the multiplier and multiplicand are both long- word operands, and the result is either a long word or a quad word. The long-word result is the low-order 32 bits of the quad- word result; the high-order 32 bits of the product are discarded.

Condition Codes:

X	N	Z	V	C
—	*	*	*	0

- X — Not affected.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if overflow; cleared otherwise.
- C — Always cleared.


NOTE

Overflow (V = 1) can occur only when multiplying 32-bit operands to yield a 32-bit result. Overflow occurs if any of the high-order 32 bits of the quad-word product are not equal to zero.

MULU

Unsigned Multiply
(M68000 Family)

Instruction Format:



Instruction Fields:

Register field—Specifies a data register as the destination.

Effective Address field—Specifies the source operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ ,PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
((bd,An,Xn),od)	110	reg. number:An	((bd,PC,Xn),od)	111	011
((bd,An),Xn,od)	110	reg. number:An	((bd,PC),Xn,od)	111	011

*Can be used with CPU32.

MULU

Unsigned Multiply
(M68000 Family)

MULU

Negate Decimal with Extend
(M68000 Family)

NBCD

NBCD

Instruction Format:

Operation: 0 — Destination₁₀ — X → Destination

LONG

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0	0	0	0	0	MODE	EFFECTIVE ADDRESS		REGISTER	
0	REGISTER DI		0	SIZE	0	0	0	0	0	0	0	0	0	0	REGISTER Dh	

Instruction Fields:

Effective Address field—Specifies the source operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
—(An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

Register DI field—Specifies a data register for the destination operand. The 32-bit multiplicand comes from this register, and the low-order 32 bits of the product are loaded into this register.

Size field—Selects a 32- or 64-bit product.

- 0 — 32-bit product to be returned to register DI.
- 1 — 64-bit product to be returned to Dh — DI.

Register Dh field—If size is one, specifies the data register into which the high-order 32 bits of the product are loaded. If Dh = DI and size is one, the results of the operation are undefined. Otherwise, this field is unused.

Condition Codes:

X	N	Z	V	C
*	U	*	U	*

X — Set the same as the carry bit.

N — Undefined.

Z — Cleared if the result is nonzero; unchanged otherwise.

V — Undefined.

C — Set if a decimal borrow occurs; cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple-precision operations.

NBCD

Negate Decimal with Extend
(M68000 Family)

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0	0					
										MODE		EFFECTIVE ADDRESS REGISTER			

Instruction Fields:

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ ,PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

NEG

Negate
(M68000 Family)

Operation:

0 — Destination → Destination

Assembler Syntax:

NEG <ea >

Attributes:

Size = (Byte, Word, Long)

Description: Subtracts the destination operand from zero and stores the result in the destination location. The size of the operation is specified as byte, word, or long.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set the same as the carry bit.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if an overflow occurs; cleared otherwise.
- C — Cleared if the result is zero; set otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	0	SIZE		EFFECTIVE ADDRESS MODE				REGISTER

NEG

Negate
(M68000 Family)

NEG

Instruction Fields:

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Register
Dn	000	reg. number:Dn	000
An	—	—	001
(An)	010	reg. number:An	—
(An) +	011	reg. number:An	—
— (An)	100	reg. number:An	—
(d ₁₆ :An)	101	reg. number:An	—
(d ₈ :An,Xn)	110	reg. number:An	—

MC68020, MC68030, and MC68040 only			
(bd,An,Xn)	110	reg. number:An	—
([bd,An,Xn],od)	110	reg. number:An	—
([bd,An],Xn,od)	110	reg. number:An	—

*Can be used with CPU32.

NEGX

Negate with Extend
(M68000 Family)

NEGX

Operation: 0 — Destination – X → Destination

Assembler Syntax: NEGX <ea >

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the destination operand and the extend bit from zero. Stores the result in the destination location. The size of the operation is specified as byte, word, or long.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set the same as the carry bit.
N — Set if the result is negative; cleared otherwise.
Z — Cleared if the result is nonzero; unchanged otherwise.
V — Set if an overflow occurs; cleared otherwise.
C — Set if a borrow occurs; cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple-precision operations.

NEGX

Negate with Extend
(M68000 Family)

NEGX

NOP

No Operation
(M68000 Family)

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0	SIZE	EFFECTIVE ADDRESS MODE			REGISTER		

Instruction Fields:

Size field—Specifies the size of the operation.

- 00 — Byte operation
- 01 — Word operation
- 10 — Long operation

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#<data>	—	—
(d ₁₆ :PC)	—	—
(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn].od)	110	reg. number:An
([bd,An].Xn.od)	110	reg. number:An

(bd,PC,Xn)*	—	—
([bd,PC,Xn].od)	—	—
([bd,PC].Xn.od)	—	—

*Can be used with CPU32.

NOT

Logical Complement
(M68000 Family)

NOT

Operation:

~ Destination → Destination

Assembler Syntax:

NOT <ea >

Attributes:

Size = (Byte, Word, Long)

Description:Calculates the ones complement of the destination operand and stores the result in the destination location. The size of the operation is specified as byte, word, or long.

Condition Codes:

X	N	Z	V	C
—	*	*	0	0

- X — Not affected.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	SIZE		EFFECTIVE ADDRESS					
								MODE		REGISTER					

OR

Inclusive-OR Logical
(M68000 Family)

OR

Operation: Source V Destination → Destination

Assembler Syntax: OR <ea> ,Dn
OR Dn, <ea>

Attributes: Size = (Byte, Word, Long)

Description: Performs an inclusive-OR operation on the source operand and the destination operand and stores the result in the destination location. The size of the operation is specified as byte, word, or long. The contents of an address register may not be used as an operand.

Condition Codes:

X	N	Z	V	C
—	*	*	0	0

- X — Not affected.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0	REGISTER		OPMODE		EFFECTIVE ADDRESS MODE				REGISTER		

Instruction Fields:

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
000	001	010	<ea> V Dn → Dn
100	101	110	Dn V <ea> → <ea>

OR

Inclusive-OR Logical
(M68000 Family)

ORI

Inclusive-OR
(M68000 Family)

If the location specified is a destination operand, only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
-(An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

NOTE

If the destination is a data register, it must be specified using the destination Dn mode, not the destination < ea > mode.

Most assemblers use ORI when the source is immediate data.

Operation: Immediate Data V Destination → Destination

Assembler Syntax:

ORI # < data > , < ea >

Attributes: Size = (Byte, Word, Long)

Description: Performs an inclusive-OR operation on the immediate data and the destination operand and stores the result in the destination location. The size of the operation is specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

X	N	Z	V	C
—	*	*	0	0

X — Not affected.

N — Set if the most significant bit of the result is set; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	SIZE	MODE		EFFECTIVE ADDRESS REGISTER			
16-BIT WORD DATA										8-BIT BYTE DATA					
32-BIT LONG DATA															

ORI

Inclusive-OR
(M68000 Family)

Instruction Fields:

Size field—Specifies the size of the operation.
00— Byte operation
01— Word operation
10— Long operation

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx).W	111	000
An	—	—	(xxx).L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₆ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn].od)	110	reg. number:An	([bd,PC,Xn].od)	—	—
([bd,An].Xn.od)	110	reg. number:An	([bd,PC].Xn.od)	—	—

*Can be used with CPU32.

Immediate field—Data immediately following the instruction.
If size = 00, the data is the low-order byte of the immediate word.
If size = 01, the data is the entire immediate word.
If size = 10, the data is the next two immediate words.

ORI
to CCR

Inclusive-OR Immediate
to Condition Codes
(M68000 Family)

Operation: Source V CCR → CCR

Assembler

Syntax: ORI # < data > ,CCR

Attributes:

Size = (Byte)

Description: Performs an inclusive-OR operation on the immediate operand and the condition codes and stores the result in the condition code register (low-order byte of the status register). All implemented bits of the condition code register are affected.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

X — Set if bit 4 of immediate operand is one; unchanged otherwise.
N — Set if bit 3 of immediate operand is one; unchanged otherwise.
Z — Set if bit 2 of immediate operand is one; unchanged otherwise.
V — Set if bit 1 of immediate operand is one; unchanged otherwise.
C — Set if bit 0 of immediate operand is one; unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0
0	0	0	0	0	0	0	0	0	0	8-BIT BYTE DATA					

ORI to SR Inclusive-OR Immediate to the Status Register to SR (M68000 Family)

Operation: If Supervisor State
Then Source V SR → SR
Else TRAP

Assembler Syntax: ORI # < data > ,SR

Attributes: Size = (Word)

Description: Performs an inclusive-OR operation of the immediate operand and the status register's contents and stores the result in the status register. All implemented bits of the status register are affected.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X—Set if bit 4 of immediate operand is one; unchanged otherwise.
- N—Set if bit 3 of immediate operand is one; unchanged otherwise.
- Z—Set if bit 2 of immediate operand is one; unchanged otherwise.
- V—Set if bit 1 of immediate operand is one; unchanged otherwise.
- C—Set if bit 0 of immediate operand is one; unchanged otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0
16-BIT WORD DATA															

PEA Push Effective Address (M68000 Family) PEA

Operation: SP - 4 → SP; < ea > → (SP)

Assembler Syntax: PEA < ea >

Attributes: Size = (Long)

Description: Computes the effective address and pushes it onto the stack. The effective address is a long address.

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1						
										EFFECTIVE ADDRESS MODE		REGISTER			

Instruction Field:

Effective Address field—Specifies the address to be pushed onto the stack. Only control addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	—	—			
— (An)	—	—			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

RESET

Reset External Devices
(M68000 Family)

RESET

Operation: If Supervisor State
Then Assert RESET (RSTO, MC68040 Only) Line
Else TRAP

Assembler Syntax: RESET

Attributes: Unsize

Description: Asserts the RSTO signal for 512 (124 for MC68000, MC68EC000, MC68HC000, MC68HC001, MC68008, MC68010, and MC68302) clock periods, resetting all external devices. The processor state, other than the program counter, is unaffected, and execution continues with the next instruction.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0

ROL, ROR

Rotate (Without Extend)
(M68000 Family)

ROL, ROR

Operation: Destination Rotated By < count > → Destination

Assembler Syntax: ROd Dx,Dy
ROd # < data > ,Dy ROd < ea > where d is direction, L or R


Attributes: Size = (Byte, Word, Long)

Description: Rotates the bits of the operand in the direction specified (L or R). The extend bit is not included in the rotation. The rotate count for the rotation of a register is specified in either of two ways:

- Immediate—The rotate count (1 – 8) is specified in the instruction.
- Register—The rotate count is the value in the data register specified in the instruction, modulo 64.

The size of the operation for register destinations is specified as byte, word, or long. The contents of memory, (ROd < ea >), can be rotated one bit only, and operand size is restricted to a word.

The ROL instruction rotates the bits of the operand to the left; the rotate count determines the number of bit positions rotated. Bits rotated out of the high-order bit go to the carry bit and also back into the low-order bit.



The ROR instruction rotates the bits of the operand to the right; the rotate count determines the number of bit positions rotated. Bits rotated out of the low-order bit go to the carry bit and also back into the high-order bit.



ROL,ROR

Rotate (Without Extend)
(M68000 Family)

ROL,ROR

Condition Codes:

X	N	Z	V	C
—	*	*	0	*

- X — Not affected.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Set according to the last bit rotated out of the operand; cleared when the rotate count is zero.

Instruction Format:

REGISTER ROTATE															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	COUNT/ REGISTER		dr	SIZE		i/r	1	1	REGISTER			

Instruction Fields:

Count/Register field:
If *i/r* = 0, this field contains the rotate count. The values 1 – 7 represent counts of 1 – 7, and zero specifies a count of eight.
If *i/r* = 1, this field specifies a data register that contains the rotate count (modulo 64).

dr field—Specifies the direction of the rotate.
0 — Rotate right
1 — Rotate left

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

i/r field—Specifies the rotate count location.
If *i/r* = 0, immediate rotate count.
If *i/r* = 1, register rotate count.

Register field—Specifies a data register to be rotated.

ROL,ROR

Rotate (Without Extend)
(M68000 Family)

ROL,ROR

Instruction Format:

MEMORY ROTATE															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1			1	1	0	0	1	1	dr	1	1	EFFECTIVE ADDRESS MODE			REGISTER

Instruction Fields:

dr field—Specifies the direction of the rotate.
0 — Rotate right
1 — Rotate left

Effective Address field—Specifies the operand to be rotated. Only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx),W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
((bd,An,Xn),od)	110	reg. number:An	((bd,PC,Xn),od)	—	—
((bd,An),Xn,od)	110	reg. number:An	((bd,PC),Xn,od)	—	—

*Can be used with CPU32.

ROXL, ROXR

Rotate with Extend
(M68000 Family)

ROXL, ROXR

Operation: Destination Rotated With X By Count → Destination


Assembler Syntax:
ROXd Dx,Dy
ROXd # < data > ,Dy
ROXd < ea >
where d is direction, L or R

Attributes: Size = (Byte, Word, Long)


Description: Rotates the bits of the operand in the direction specified (L or R). The extend bit is included in the rotation. The rotate count for the rotation of a register is specified in either of two ways:

1. Immediate—The rotate count (1 – 8) is specified in the instruction.
2. Register—The rotate count is the value in the data register specified in the instruction, modulo 64.

The size of the operation for register destinations is specified as byte, word, or long. The contents of memory, < ea > , can be rotated one bit only, and operand size is restricted to a word. The ROXL instruction rotates the bits of the operand to the left; the rotate count determines the number of bit positions rotated. Bits rotated out of the high-order bit go to the carry bit and the extend bit; the previous value of the extend bit rotates into the low-order bit.



The ROXR instruction rotates the bits of the operand to the right; the rotate count determines the number of bit positions rotated. Bits rotated out of the low-order bit go to the carry bit and the extend bit; the previous value of the extend bit rotates into the high-order bit.



ROXL, ROXR

Rotate with Extend
(M68000 Family)

ROXL, ROXR

Condition Codes:

X	N	Z	V	C
*	*	*	0	*

- X — Set to the value of the last bit rotated out of the operand; unaffected when the rotate count is zero.
- N — Set if the most significant bit of the result is set; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Always cleared.
- C — Set according to the last bit rotated out of the operand; when the rotate count is zero, set to the value of the extend bit.

Instruction Format:

REGISTER ROTATE															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	COUNT/ REGISTER		dr		SIZE		i/r		0	1	REGISTER	

Instruction Fields:

Count/Register field:

- If i/r = 0, this field contains the rotate count. The values 1 – 7 represent counts of 1 – 7, and zero specifies a count of eight.
- If i/r = 1, this field specifies a data register that contains the rotate count (modulo 64).

dr field—Specifies the direction of the rotate.

- 0 — Rotate right
- 1 — Rotate left

ROXL, ROXR

Rotate with Extend

(M68000 Family)

ROXL, ROXR

- Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation
- i/r field—Specifies the rotate count location.
If i/r = 0, immediate rotate count.
If i/r = 1, register rotate count.
- Register field—Specifies a data register to be rotated.

Instruction Format:

MEMORY ROTATE															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										EFFECTIVE ADDRESS					
1	1	1	0	0	1	0	dr	1	1	MODE					
REGISTER															

Instruction Fields:

- dr field—Specifies the direction of the rotate.
0 — Rotate right
1 — Rotate left
- Effective Address field—Specifies the operand to be rotated. Only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₆ :An,Xn)	110	reg. number:An	(d ₆ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

RTE

Return from Exception

(M68000 Family)

RTE

- Operation:
If Supervisor State
Then (SP) → SR; SP + 2 → SP; (SP) → PC; SP + 4 → SP; Restore State and Deallocate Stack According to (SP)
Else TRAP
- Assembler Syntax:
RTE
- Attributes:
Unsize
- Description: Loads the processor state information stored in the exception stack frame located at the top of the stack into the processor. The instruction examines the stack format field in the format/offset word to determine how much information must be restored.
- Condition Codes:
Set according to the condition code bits in the status register value restored from the stack.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1

Format/Offset Word (in Stack Frame):

MC68010, MC68020, MC68030, MC68040, CPU32

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FORMAT				0	0	VECTOR OFFSET									

Format Field of Format/Offset Word:

- Contains the format code, which implies the stack frame size (including the format/offset word). For further information, refer to **Appendix B Exception Processing Reference**.

RTR

Return and Restore Condition Codes
(M68000 Family)

Operation:

Assembler Syntax:

Attributes:

Description:

Condition Codes:

Instruction Format:

(SP) → CCR; SP + 2 → SP; (SP) → PC; SP + 4 → SP

RTR

Unsize

Pulls the condition code and program counter values from the stack. The previous condition code and program counter values are lost. The supervisor portion of the status register is unaffected.

Set to the condition codes from the stack.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1

RTS

Return from Subroutine
(M68000 Family)

Operation:

Assembler Syntax:

Attributes:

Description:

Condition Codes:

Instruction Format:

(SP) → PC; SP + 4 → SP

RTS

Unsize

Pulls the program counter value from the stack. The previous program counter value is lost.

Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1

SBCD

Subtract Decimal with Extend
(M68000 Family)

SBCD

Operation: Destination10 – Source10 – X → Destination

Assembler
Syntax: SBCD Dx,Dy
SBCD – (Ax), – (Ay)

Attributes: Size = (Byte)

Description: Subtracts the source operand and the extend bit from the destination operand and stores the result in the destination location. The subtraction is performed using binary-coded decimal arithmetic; the operands are packed binary-coded decimal numbers. The instruction has two modes:

- 1. Data register to data register—the data registers specified in the instruction contain the operands.
- 2. Memory to memory—the address registers specified in the instruction access the operands from memory using the predecrement addressing mode.

This operation is a byte operation only.

Condition Codes:

X	N	Z	V	C
*	U	*	U	*

- X — Set the same as the carry bit.
- N — Undefined.
- Z — Cleared if the result is nonzero; unchanged otherwise.
- V — Undefined.
- C — Set if a borrow (decimal) is generated; cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

SBCD

Subtract Decimal with Extend
(M68000 Family)

SBCD

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	REGISTER Dy/Ay	1	0	0	0	0	0	0	R/M	REGISTER Dx/Ax		

Instruction Fields:

- Register Dy/Ay field—Specifies the destination register.
If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.
- R/M field—Specifies the operand addressing mode.
0 — The operation is data register to data register.
1 — The operation is memory to memory.
- Register Dx/Ax field—Specifies the source register.
If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.

Scc

Set According to Condition
(M68000 Family)

Operation: If Condition True
Then 1s → Destination
Else 0s → Destination

Assembler Syntax: Scc < ea >
Attributes: Size = (Byte)

Description: Tests the specified condition code; if the condition is true, sets the byte specified by the effective address to TRUE (all ones). Otherwise, sets that byte to FALSE (all zeros). Condition code cc specifies one of the following conditional tests (refer to Table 3-19 for more information on these conditional tests):

Mnemonic	Condition	Mnemonic	Condition
CC(HI)	Carry Clear	LS	Low or Same
CS(LO)	Carry Set	LT	Less Than
EQ	Equal	MI	Minus
F	False	NE	Not Equal
GE	Greater or Equal	PL	Plus
GT	Greater Than	T	True
HI	High	VC	Overflow Clear
LE	Less or Equal	VS	Overflow Set

Condition Codes:
Not affected.

Scc

Set According to Condition
(M68000 Family)

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	CONDITION		1	1	MODE		1	EFFECTIVE ADDRESS REGISTER				

Instruction Fields:

Condition field—The binary code for one of the conditions listed in the table.

Effective Address field—Specifies the location in which the TRUE/FALSE byte is to be stored. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx),W	111	000
An	—	—	(xxx),L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ ,PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

NOTE

A subsequent NEG.B instruction with the same effective address can be used to change the Scc result from TRUE or FALSE to the equivalent arithmetic value (TRUE = 1, FALSE = 0). In the MC68000 and MC68008, a memory destination is read before it is written.

STOP

Load Status Register and Stop
(M68000 Family)

STOP

Operation: If Supervisor State
Then Immediate Data → SR; STOP
Else TRAP

Assembler Syntax: STOP # < data >

Attributes: Unsize

Description: Moves the immediate operand into the status register (both user and supervisor portions), advances the program counter to point to the next instruction, and stops the fetching and executing of instructions. A trace, interrupt, or reset exception causes the processor to resume instruction execution. A trace exception occurs if instruction tracing is enabled (T0 = 1, T1 = 0) when the STOP instruction begins execution. If an interrupt request is asserted with a priority higher than the priority level set by the new status register value, an interrupt exception occurs; otherwise, the interrupt request is ignored. External reset always initiates reset exception processing.

Condition Codes: Set according to the immediate operand.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0
IMMEDIATE DATA															

Instruction Fields: Immediate field—Specifies the data to be loaded into the status register.

SUB

Subtract
(M68000 Family)

SUB

Operation: Destination – Source → Destination

Assembler Syntax: SUB < ea >, Dn
SUB Dn, < ea >

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the source operand from the destination operand and stores the result in the destination. The size of the operation is specified as byte, word, or long. The mode of the instruction indicates which operand is the source, which is the destination, and which is the operand size.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set to the value of the carry bit.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if an overflow is generated; cleared otherwise.
- C — Set if a borrow is generated; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	REGISTER				OPMODE				EFFECTIVE ADDRESS REGISTER			
								MODE							

SUB

Subtract
(M68000 Family)

SUB

SUB

Subtract
(M68000 Family)

SUB

Instruction Fields:

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
000	001	010	Dn ← <ea> → Dn
100	101	110	<ea> ← Dn → <ea>

Effective Address field—Determines the addressing mode. If the location specified is a source operand, all addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An*	001	reg. number:An	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	111	010
(d ₆ :An,Xn)	110	reg. number:An	(d ₆ :PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)**	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*For byte-sized operation, address register direct is not allowed.

**Can be used with CPU32.

If the location specified is a destination operand, only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	—	—	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₆ :An,Xn)	110	reg. number:An	(d ₆ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

NOTE

If the destination is a data register, it must be specified as a destination Dn address, not as a destination <ea> address.

Most assemblers use SUBA when the destination is an address register and SUBI or SUBQ when the source is immediate data.

SUBA

Subtract Address
(M68000 Family)

SUBA

Operation: Destination – Source → Destination

Assembler Syntax: SUBA < ea > ,An

Attributes: Size = (Word, Long)

Description: Subtracts the source operand from the destination address register and stores the result in the address register. The size of the operation is specified as word or long. Word-sized source operands are sign-extended to 32-bit quantities prior to the subtraction.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
1	0	0	1	REGISTER		OPMODE		EFFECTIVE ADDRESS MODE								REGISTER	

Instruction Fields:

Register field—Specifies the destination, any of the eight address registers.

Opmode field—Specifies the size of the operation.

011— Word operation. The source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.

111— Long operation.

SUBA

Subtract Address
(M68000 Family)

SUBA

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	001	reg. number:An	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ ,An)	101	reg. number:An	(d ₁₆ ,PC)	111	010
(d ₈ ,An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32.

SUBI

Subtract Immediate
(M68000 Family)

SUBI

Operation: Destination – Immediate Data → Destination

Assembler Syntax: SUBI # < data > , < ea >

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the immediate data from the destination operand and stores the result in the destination location. The size of the operation is specified as byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set to the value of the carry bit.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if an overflow occurs; cleared otherwise.
- C — Set if a borrow occurs; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	0	SIZE	MODE	EFFECTIVE ADDRESS			REGISTER
16-BIT WORD DATA											8-BIT BYTE DATA				
32-BIT LONG DATA															

SUBI

Subtract Immediate
(M68000 Family)

SUBI

Instruction Fields:

Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

Effective Address field—Specifies the destination operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)\W	111	000
An	—	—	(xxx)\L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

Immediate field—Data immediately following the instruction.
If size = 00, the data is the low-order byte of the immediate word.
If size = 01, the data is the entire immediate word.
If size = 10, the data is the next two immediate words.

SUBQ

Subtract Quick
(M68000 Family)

SUBQ

Operation: Destination – Immediate Data → Destination

Assembler Syntax: SUBQ # < data > , < ea >

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the immediate data (1 – 8) from the destination operand. The size of the operation is specified as byte, word, or long. Only word and long operations can be used with address registers, and the condition codes are not affected. When subtracting from address registers, the entire destination address register is used, despite the operation size.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set to the value of the carry bit.
- N — Set if the result is negative; cleared otherwise.
- Z — Set if the result is zero; cleared otherwise.
- V — Set if an overflow occurs; cleared otherwise.
- C — Set if a borrow occurs; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	DATA		1		SIZE		MODE		EFFECTIVE ADDRESS		REGISTER	

SUBQ

Subtract Quick
(M68000 Family)

SUBQ

Instruction Fields:

Data field—Three bits of immediate data; 1 – 7 represent immediate values of 1 – 7, and zero represents eight.

Size field—Specifies the size of the operation.

- 00 — Byte operation
- 01 — Word operation
- 10 — Long operation

Effective Address field—Specifies the destination location. Only alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An*	001	reg. number:An	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₈ :An,Xn)	110	reg. number:An	(d ₈ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)**	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Word and long only.
**Can be used with CPU32.

SUBX

Subtract with Extend
(M68000 Family)

SUBX

Operation: Destination – Source – X → Destination

Assembler Syntax: SUBX Dx,Dy
SUBX – (Ax), – (Ay)

Attributes: Size = (Byte, Word, Long)

Description: Subtracts the source operand and the extend bit from the destination operand and stores the result in the destination

location. The instruction has two modes:

1. Data register to data register—the data registers specified in the instruction contain the operands.
2. Memory to memory—the address registers specified in the instruction access the operands from memory using the predecrement addressing mode.

The size of the operand is specified as byte, word, or long.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

- X — Set to the value of the carry bit.
N — Set if the result is negative; cleared otherwise.
Z — Cleared if the result is nonzero; unchanged otherwise.
V — Set if an overflow occurs; cleared otherwise.
C — Set if a borrow occurs; cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

SUBX

Subtract with Extend
(M68000 Family)

SUBX

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	REGISTER D ₇ /A ₇	REGISTER D ₆ /A ₆	REGISTER D ₅ /A ₅	REGISTER D ₄ /A ₄	SIZE	0	0	R/M	REGISTER D ₃ /A ₃	REGISTER D ₂ /A ₂	REGISTER D ₁ /A ₁	REGISTER D ₀ /A ₀

Instruction Fields:

Register D₇/A₇ field—Specifies the destination register.
If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.

Size field—Specifies the size of the operation.

- 00 — Byte operation
- 01 — Word operation
- 10 — Long operation

R/M field—Specifies the operand addressing mode.

- 0 — The operation is data register to data register.
- 1 — The operation is memory to memory.

Register D₃/A₃ field—Specifies the source register.

If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.

SWAP

Swap Register Halves
(M68000 Family)

Operation: Register 31 – 16 \leftrightarrow Register 15 – 0

Assembler Syntax: SWAP Dn

Attributes: Size = (Word)

Description: Exchange the 16-bit words (halves) of a data register.

Condition Codes:

	X	N	Z	V	C
	—	*	*	0	0

- X — Not affected.
- N — Set if the most significant bit of the 32-bit result is set; cleared otherwise.
- Z — Set if the 32-bit result is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0	0	0	0	0
REGISTER															

Instruction Field:

Register field—Specifies the data register to swap.

TAS

Test and Set an Operand
(M68000 Family)

Operation: Destination Tested \rightarrow Condition Codes; 1 \rightarrow Bit 7 of Destination

Assembler Syntax: TAS < ea >

Attributes: Size = (Byte)

Description: Tests and sets the byte operand addressed by the effective address field. The instruction tests the current value of the operand and sets the N and Z condition bits appropriately. TAS also sets the high-order bit of the operand. The operation uses a locked or read-modify-write transfer sequence. This instruction supports use of a flag or semaphore to coordinate several processors.

Condition Codes:

	X	N	Z	V	C
	—	*	*	0	0

- X — Not affected.
- N — Set if the most significant bit of the operand is currently set; cleared otherwise.
- Z — Set if the operand was zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1						
										EFFECTIVE ADDRESS		REGISTER			
										MODE					

Instruction Fields:

Effective Address field—Specifies the location of the tested operand. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx)W	111	000
An	—	—	(xxx)L	111	001
(An)	010	reg. number:An	#<data>	—	—
(An) +	011	reg. number:An			
— (An)	100	reg. number:An			
(d ₁₆ :An)	101	reg. number:An	(d ₁₆ :PC)	—	—
(d ₆ :An,Xn)	110	reg. number:An	(d ₆ :PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

Operation:

1 → S-Bit of SR
*SSP – 2 → SSP; Format/Offset → (SSP);
SSP – 4 → SSP; PC → (SSP); SSP – 2 → SSP;
SR → (SSP); Vector Address → PC
*The MC68000 and MC68008 do not write vector offset or format code to the system stack.

Assembler

Syntax: TRAP # <vector >

Attributes:

Unsize

Description: Causes a TRAP # <vector > exception. The instruction adds the immediate operand (vector) of the instruction to 32 to obtain the vector number. The range of vector values is 0 – 15, which provides 16 vectors.

Condition Codes:

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	0	0	0	VECTOR	0

Instruction Fields:

Vector field—Specifies the trap vector to be taken.

TRAPV

Trap on Overflow
(M68000 Family)

Operation: If V
Then TRAP

Assembler
Syntax: TRAPV

Attributes: Unsized

Description: If the overflow condition is set, causes a TRAPV exception with a vector number 7. If the overflow condition is not set, the processor performs no operation and execution continues with the next instruction.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0

TST

Test an Operand
(M68000 Family)

Operation: Destination Tested → Condition Codes

Assembler
Syntax: TST <ea >

Attributes: Size = (Byte, Word, Long)

Description: Compares the operand with zero and sets the condition codes according to the results of the test. The size of the operation is specified as byte, word, or long.

Condition Codes:

X	N	Z	V	C
—	*	*	0	0

- X — Not affected.
- N — Set if the operand is negative; cleared otherwise.
- Z — Set if the operand is zero; cleared otherwise.
- V — Always cleared.
- C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	0	SIZE		EFFECTIVE ADDRESS MODE		REGISTER		

TST

Test an Operand
(M68000 Family)

TST

Instruction Fields:

- Size field—Specifies the size of the operation.
00 — Byte operation
01 — Word operation
10 — Long operation

Effective Address field—Specifies the addressing mode for the destination operand as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An*	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ :An)	101	reg. number:An
(d ₈ :An:Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#<data>*	111	100
(d ₁₆ :PC)**	111	010
(d ₈ :PC:Xn)**	111	011

MC68020, MC68030, and MC68040 only

(bd:An:Xn)***	110	reg. number:An
([bd:An:Xn].od)	110	reg. number:An
([bd:An].Xn.od)	110	reg. number:An

(bd:PC:Xn)***	111	011
([bd:PC:Xn].od)	111	011
([bd:PC].Xn.od)	111	011

*MC68020, MC68030, MC68040, and CPU32. Address register direct allowed only for word and long.

**PC relative addressing modes do not apply to MC68000, MC680008, or MC68010.

***Can be used with CPU32.

UNLK

Unlink
(M68000 Family)

UNLK

Operation: An → SP; (SP) → An; SP + 4 → SP

Assembler Syntax: UNLK An
Attributes: Unsized

Description: Loads the stack pointer from the specified address register, then loads the address register with the long word pulled from the top of the stack.

Condition Codes:
Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	1	0	0	1	0	1	1	1	0
REGISTER															

Instruction Field:

Register field—Specifies the address register for the instruction.

2.4 BRIEF EXTENSION WORD FORMAT COMPATIBILITY

Programs can be easily transported from one member of the M68000 family to another in an upward-compatible fashion. The user object code of each early member of the family, which is upward compatible with newer members, can be executed on the newer microprocessor without change. Brief extension word formats are encoded with information that allows the CPU32, MC68020, MC68030, and MC68040 to distinguish the basic M68000 family architecture's new address extensions. Figure 2-3 illustrates these brief extension word formats. The encoding for SCALE used by the CPU32, MC68020, MC68030, and MC68040 is a compatible extension of the M68000 family architecture. A value of zero for SCALE is the same encoding for both extension words. Software that uses this encoding is compatible with all processors in the M68000 family. Both brief extension word formats do not contain the other values of SCALE. Software can be easily migrated in an upward-compatible direction, with downward support only for nonscaled addressing. If the MC68000 were to execute an instruction that encoded a scaling factor, the scaling factor would be ignored and would not access the desired memory address. The earlier microprocessors do not recognize the brief extension word formats implemented by newer processors. Although they can detect illegal instructions, they do not decode invalid encodings of the brief extension word formats as exceptions.




Figure 2-3. M68000 Family Brief Extension Word Formats

Table 2-1. Instruction Word Format Field Definitions

Field	Definition
	Instruction
Mode	Addressing Mode
Register	General Register Number
	Extensions
D/A	Index Register Type 0 = Dn 1 = An
W/L	Word/Long-Word Index Size 0 = Sign-Extended Word 1 = Long Word
Scale	Scale Factor 00 = 1 01 = 2 10 = 4 11 = 8
BS	Base Register Suppress 0 = Base Register Added 1 = Base Register Suppressed
IS	Index Suppress 0 = Evaluate and Add Index Operand 1 = Suppress Index Operand
BD SIZE	Base Displacement Size 00 = Reserved 01 = Null Displacement 10 = Word Displacement 11 = Long Displacement
I/IS	Index/Indirect Selection Indirect and Indexing Operand Determined in Conjunction with Bit 6, Index Suppress

For effective addresses that use a full extension word format, the index suppress (IS) bit and the index/indirect selection (I/IS) field determine the type of indexing and indirect action. Table 2-2 lists the index and indirect operations corresponding to all combinations of IS and I/IS values.

Table B-1. Exception Vector Assignments for the M68000 Family

Vector Number(s)	Vector Offset (Hex)	Assignment
0	000	Reset Initial Interrupt Stack Pointer
1	004	Reset Initial Program Counter
2	008	Access Fault
3	00C	Address Error
4	010	Illegal Instruction
5	014	Integer Divide by Zero
6	018	CHK, CHK2 Instruction
7	01C	FTRAPcc, TRAPcc, TRAPV Instructions
8	020	Privilege Violation
9	024	Trace
10	028	Line 1010 Emulator (Unimplemented A- Line Opcode)
11	02C	Line 1111 Emulator (Unimplemented F-Line Opcode)
12	030	(Unassigned, Reserved)
13	034	Coprocessor Protocol Violation
14	038	Format Error
15	03C	Uninitialized Interrupt
16–23	040–05C	(Unassigned, Reserved)
24	060	Spurious Interrupt
25	064	Level 1 Interrupt Autovector
26	068	Level 2 Interrupt Autovector
27	06C	Level 3 Interrupt Autovector
28	070	Level 4 Interrupt Autovector
29	074	Level 5 Interrupt Autovector
30	078	Level 6 Interrupt Autovector
31	07C	Level 7 Interrupt Autovector
32–47	080–0BC	TRAP #0 D 15 Instruction Vectors
48	0C0	FP Branch or Set on Unordered Condition
49	0C4	FP Inexact Result
50	0C8	FP Divide by Zero
51	0CC	FP Underflow
52	0D0	FP Operand Error
53	0D4	FP Overflow
54	0D8	FP Signaling NAN
55	0DC	FP Unimplemented Data Type (Defined for MC68040)
56	0E0	MMU Configuration Error
57	0E4	MMU Illegal Operation Error
58	0E8	MMU Access Level Violation Error
59–63	0ECD0FC	(Unassigned, Reserved)
64–255	100D3FC	User Defined Vectors (192)



MOTOROLA

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609
Motorola Fax Back System
– US & Canada ONLY 1-800-774-1848
– <http://sps.motorola.com/mfax/>

HOME PAGE: <http://motorola.com/sps/>

Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 141, 4-32-1,
Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298