Partiel S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (3 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (4 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$ffff,d7
            moveq.l #1,d1
next1
            tst.l
                    d7
            bpl
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
            cmp.b #$80,d7
            ble
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w #$132,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
                    loop3
next4
            clr.l
                    d4
            move.w #$1010,d0
            addq.l #1,<u>d</u>4
loop4
                    d0,loop4
                                  ; DBRA = DBF
            dbra
quit
            illegal
```

Partiel S3 – Corrigé

Exercice 4 (9 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception des registres utilisés pour renvoyer une valeur de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de vos sous-programmes. Une chaîne de caractères se termine toujours par un caractère nul (la valeur zéro). On suppose pour tout l'exercice que les chaînes ne sont jamais nulles (elles possèdent au moins un caractère non nul).

1. Réalisez le sous-programme **IsNumber** qui détermine si une chaîne de caractères contient uniquement des chiffres.

Entrée : A0.L pointe sur une chaîne non nulle.

<u>Sortie</u>: Si la chaîne contient uniquement des chiffres, **D0.L** renvoie 0. Autrement, **D0.L** renvoie 1.

2. Réalisez le sous-programme **GetSum** qui additionne tous les chiffres présents dans une chaîne de caractères

Entrée : A0.L pointe sur une chaîne non nulle contenant uniquement des chiffres.

Sortie : **D0.**L renvoie la somme de tous les chiffres de la chaîne.

Exemple:

A0 →	'7'	'0'	'4'	'8'	'9'	'4'	'2'	'0'	'3'	0

D0 doit renvoyer la valeur 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

Indications:

Réalisez une boucle qui pour chaque caractère de la chaîne :

- → Copie le caractère en cours dans le registre **D1.B**;
- → Convertit le caractère en une valeur numérique ;
- → Ajoute la valeur numérique du caractère au registre **D0.L**.
- 3. À l'aide des sous-programmes **IsNumber** et **GetSum**, réalisez le sous-programme **CheckSum** qui renvoie la somme des chiffres d'une chaîne de caractères.

Entrée : A0.L pointe sur une chaîne non nulle.

Sortie : Si la chaîne contient uniquement des chiffres : **D0.L** renvoie 0 et **D1.L** renvoie la somme.

Autrement : **D0.L** renvoie 1 et **D1.L** renvoie 0.

Partiel S3 – Corrigé 2/6

EAS	y68	K Quic	k Ref	fei	rer	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.сс	m/EAS	y68	BK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	2=2 28	ource,	d=destina	ation, e	=eithe	r, i=dis	placemen	t	Operation	Description
•	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	·	
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
	_	-(Ay),-(Ax)		-	-	-	_	е	_	-	_	_	_	-	_	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination. BCD result
ADD ⁴	RWI	s,Dn	****	е	s	S	S	S	S	S	S	s	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
NDD		Dn,d		е	d ⁴	ď	ď	ď	ď	ď	ď	d	-	-	_	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	9	S	S	S	S	S	S	S	s	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	ď	d	ď	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	ď	d	d	d	-	-		#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	-	u	- u	- u	- u	- u	- u	- u	- u	-	-	2	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
AUUX	BWL			9	-	-	-		-	-	-	_	_		-		Add source and extend bit to destination
A ND 4	DWI	-(Ay),-(Ax)	-**00	-	-	-		9	-	-					- 4	-(Ay) + -(Ax) + X → -(Ax)	Lasia d'AND
AND 4	BMT	s,Dn Dn.d	00	9	-	S	S	S	S	S	S	2	S	S	Sª	s AND Dn → Dn	Logical AND source to destination (ANDI is used when source is #n)
A NIDIL Á	DWI		-**00	9	-	d	d	d	d	d	d	d			-	Dn AND d → d	
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 .	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	s	0 → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
0021		#n,d		ď	_	ď	ď	ď	ď	ď	ď	d	_	_	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	+	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn.d	*_	e¹		d	d	ф	d	d	ф	d	d	Ь		NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
ונום	B L	#n,d		d ¹	-	d	d	d	ď	d	d	d	d	ď	_	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CUV	W		-*UUU	-	-	_	_					_					
CHK		s,Dn	-0100	-	-	2	2	S	S	2	S	2	2	S	-	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	d	- A	d	d	d	d	d	d	d	-	-	-	□ → d	Clear destination to zero
CMP 4	BWL	s,Dn		9	S4	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	9	S	S	S	S	2	S	2	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S		Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	S	S	S	S	2	S	2	2	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	2	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s4	Dn XDR d → d	Logical exclusive DR Dn to destination
EORI 4		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	_	_	-	_	-	_	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	"	Rx,Ry		9	9	-	-		-	-	-	-	-	-	-	register ← → register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	ď	-	-	-	-	-	-	-	-	-	-		Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL	WL	UII		u	Ε.	-	-	-	-	-	-	-	-	-	<u> </u>	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	
		1		-	-	-		-	-						-		Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR	<u>.</u>	d .		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	2	2	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X To the contract of the contr	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)
MOVE 4	BWL	b,z	-**00	9	s ⁴	е	е	е	е	е	е	е	S	s	s ⁴	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	s	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR,d		q	+-	d d	d d	d d	d	d d	d d	q	- 8	-	- 8	SR → q	Move Status Register to destination
MOVE	11	USP,An		-	1	u		u	_		_	-		-	Ë		
MUYE				1	d	-	-	-	-	-	-	-	-	_	-	USP → An	Move User Stack Pointer to An (Privileged)
	Division	An,USP	WATER	-	2	- /4 -	-	- /1 -	7. 1. 1			, .	/- DO:	/: BB C :	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

NOVEM No. Ren. And	Opcode Size	Operand	erand	CCR	E	ffec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MUVEW WILDING S.R.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW S.R.P.Ch MV S.R					_			_	_			_						
SR-Rn	MOVEA4 WL :	s,An	-		S	е	S	S	S	S	S	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEO MILL March Move March Move March Move March Move March Move March Ma	MOVEM ⁴ WL	Rn-Rn,d	₹n,d -		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MUNEQ" L	:	s,Rn-Rn	-Rn		-	-	S	2	-	2	2	2	2	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILO	MOVEP WL	Dn,(i,An)	i,An) -		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU W S.Dn -**00 e S S S S S S S S S					d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULL W S.Dn -**00 e s s s s s s s s s	MOVEQ4 L	#n,Dn)n -	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD B	MULS W :	s,Dn	-	-**00	9	-	S	S	S	S	S	S	S	2	S	S	±16bit s * ±16bit Dn → ±0n	Multiply signed 16-bit; result: signed 32-bit
NEG SWL		s,Dn	-	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEB BWL	NBCD B	d	4	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NDP		d	4	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
NOT		d	,	****	d	-	р	d	d	d	d	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR	NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	d		-	-	NOT(d) → d	Logical NOT destination (I's complement)
DRI	OR 4 BWL :	s,Dn	-	-**00	9	-	S	2	2	S	S	S	2	2	S	s4	s OR On → On	Logical OR
DRI		Dn,d			9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
DRI		#n,d	-	-**00	d	-	d	d	d	d	d	d	d		-			Logical OR #n to destination
PEA	ORI 4 B	#n,CCR	CCR =	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR \rightarrow CCR	Logical OR #n to CCR
RESET	ORI 4 W	#n,SR	SR ≡	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL ROL		S	-		-	-	S	-	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET		-		-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROX	ROL BWL	Dx,Dy	у -	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXL ROXR ROXD	ROR :	#n,Dy)y		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR #n,Dy d					-	-	d	d	d	d	d	d	d	-	-	-	→ □	Rotate d 1-bit left/right (.W only)
ROXR		Dx,Dy	у '	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		#n,Dy)y		d	-	-	1	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		d			-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			=	====	-	ı	,	-	-	-	-	,	-	,	-	1		Return from exception (Privileged)
SBCD B Dy,Dx *U*U* e			=	====	-	1	-	-	-	-	-	,	-	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-		-	-	-	-	-	-	-	-	-		-	-		
Scc B d d d d d d d d lf cc is true then l's → d else 0's → d lf cc true then d.B = 111 else d.B = 000 STOP #n =====			^	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$),-(Ax)			-								-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Scc B	d	-		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
Dn.d					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****	9									2	2	s4		Subtract binary (SUBI or SUBQ used when
					9	ď⁴	d		d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						9			$\overline{}$			_		2	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			'			-			_					-	-			Subtract immediate from destination
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				- 1	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			^	****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		-(Ay),-(Ax)),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAPV If V then TRAP #7 If overflow, execute an D TST BWL d -**00 d - d d d d d d d test d \rightarrow CCR N and Z set to reflect des	TRAP	#n	-		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect des																		
						-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
					-		-		-				-				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BWL	s,d	s,d >	KNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test				
Ī	true	1	VC	overflow clear	!V				
F	false	0	VS	overflow set	٧				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
L2 _n	lower or same	C + Z	MI	minus	N				
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CSª	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- ↑ Effective address
- Long only; all others are byte only
- 2 Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend
 - * set according to operation's result, \equiv set directly not affected, $\mathbf{0}$ cleared, $\mathbf{1}$ set, \mathbf{U} undefined

N 🏵 V) + Z 3

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

4

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

No	n : Prénom :	Classe:	

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.W \$5006,(A1)+	\$005008 48 CO 11 C8 D4 36 1F 88	A1 = \$0000500A
MOVE.W #36,4(A1)	\$005008 C9 10 11 C8 00 24 1F 88	Aucun changement
MOVE.B 3(A2),-4(A1,D1.L)	\$005008 80 10 11 C8 D4 36 1F 88	Aucun changement
MOVE.L -8(A1),-32(A1,D0.W)	\$005008 54 AF 18 B9 D4 36 1F 88	Aucun changement

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$5A + \$A5	8	\$FF	1	0	0	0
\$7F8C + \$2000	16	\$9F8C	1	0	1	0
\$FFFFFFF + \$FFFFFFF	32	\$FFFFFFE	1	0	0	1

Exercice 3

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.							
D1 = \$00000001	D3 = \$00000032						
D2 = \$00000002	D4 = \$00001011						

Exercice 4

```
IsNumber
                    move.l a0,-(a7)
\loop
                    move.b
                            (a0)+,d0
                            \number
                    beq
                            #'0',d0
                    cmpi.b
                            \notANumber
                    cmpi.b #'9',d0
                            \loop
                    bls
\notANumber
                    moveq.l #1,d0
                            \quit
                    bra
\number
                    clr.l
                            d0
\quit
                    movea.l (a7)+,a0
```

```
GetSum
                     movem.l a0/d1,-(a7)
                     clr.l
                     clr.l
                              d1
                             (a0)+,d1
\quit
\loop
                     move.b
                     beq
                              #'0',d1
                     sub.b
                              d1,d0
                     add.l
                              \loop
                     bra
\quit
                     movem.l (a7)+,a0/d1
```

```
IsNumber
CheckSum
                     jsr
                     tst.l
                     bne
                              \notANumber
\number
                     jsг
                             GetSum
                     move.l
                             d0,d1
                     clr.l
                             d0
                     rts
                     clr.l
\notANumber
                             d1
                     rts
```