Partiel 2 Architecture des ordinateurs

Durée: 1 h 30

Exercice 1 (9 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception d'éventuels registres de sortie, aucun registre ne devra être modifié en sortie d'un sous-programme.

1. Réalisez le sous-programme **IsLower** qui détermine si le code ASCII d'un caractère correspond à une minuscule.

Entrée : **D1.B** contient le code ASCII d'un caractère.

Sortie : **D0.**L renvoie 1 si le caractère est une minuscule.

D0.L renvoie 0 si le caractère n'est pas une minuscule.

Indications:

- Si le code ASCII d'un caractère est inférieur au code ASCII du caractère 'a', alors le caractère n'est pas une minuscule.
- Si le code ASCII d'un caractère est supérieur au code ASCII du caractère 'z', alors le caractère n'est pas une minuscule.
- 2. À l'aide du sous-programme **IsLower**, réalisez le sous-programme **ToUpperChar** qui convertit un caractère minuscule en un caractère majuscule.

Entrée : **D1.B** contient le code ASCII d'un caractère.

Sortie: Si **D1.B** contient une minuscule, alors **D1.B** est converti en majuscule.

Si **D1.B** ne contient pas une minuscule, alors **D1.B** reste inchangé.

Indication:

- La conversion d'une minuscule en majuscule s'obtient en soustrayant la valeur hexadécimale \$20 du code ASCII d'une minuscule (par exemple : 'a' = \$61 et 'A' = \$41).
- 3. À l'aide du sous-programme **ToUpperChar**, réalisez le sous-programme **ToUpperString** qui convertit toutes les minuscules d'une chaîne de caractères en majuscules.

Entrée : A0.L pointe sur une chaîne de caractères terminée par un caractère nul.

Exemple d'utilisation de ToUpperString:

```
Main lea sTest,a0
jsr ToUpperString
illegal

sTest dc.b "Ceci est une chaine a convertir.",0
; En sortie du sous-programme, la chaîne contiendra les caractères suivants :
; "CECI EST UNE CHAINE A CONVERTIR."
```

Partiel 2

Exercice 2 (2 points)

Codez les instructions ci-dessous en langage machine 68000. <u>Vous détaillerez les différents champs</u> puis <u>vous exprimerez le résultat final sous forme hexadécimale</u> en précisant <u>la taille des mots supplémentaires</u> lorsque le cas se présente.

```
1. MOVE.W (A7)+,$3000
2. MOVE.L #$3000,-4(A3)
```

Exercice 3 (2 points)

Vous indiquerez après chaque instruction, le nouveau contenu des registres (sauf le PC) et/ou de la mémoire qui viennent d'être modifiés. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

```
Valeurs initiales: D0 = $0000FFFF A0 = $00005000 PC = $00006000 D1 = $FFFF0004 A1 = $00005008 D2 = $FFFFFFFE A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49 $1. MOVE.W 12(A0), -$A(A2,D2.L) 2. MOVE.B 3(A2,D1.W), -(A1)
```

Exercice 4 (4 points)

Soit le sous-programme **Select** qui utilise comme registre d'entrée **D1.B** et comme registre de sortie **D0.L**. Inscrivez sur le <u>document réponse</u> la valeur que prendra le registre **D0.L** après l'exécution du sous-programme **Select** pour les différentes valeurs du registre **D1.B**.

```
Select
                         d1
                 tst.b
                 bne.s
                         \next1
                 move.1
                         #100,d0
                 rts
\next1
                         \next2
                 bmi.s
                          #$40,d1
                 cmp.b
                 bgt.s
                         \next3
                 move.1
                         #200,d0
                 rts
\next2
                 move.1
                         #300,d0
                 rts
\next3
                 move.1 #400,d0
                 rts
```

Partiel 2 2/9

Exercice 5 (3 points)

Question de cours. Pas de point négatif. Vous inscrirez vos réponses sur le document réponse.

- Q1. Choisir l'affirmation correcte:
 - (a) Il existe des exceptions programmées.
 - (b) Une exception s'exécute en mode utilisateur.
 - (c) À l'issue du traitement d'une exception, on ne peut pas reprendre l'exécution de programme en cours au moment où elle s'est produite.
 - (d) Une demande issue d'un périphérique n'est pas une exception.
- Q2. Une interruption est:
 - (a) Une exception programmée.
 - (b) Une exception d'origine interne uniquement.
 - (c) Une exception d'origine externe.
 - (d) Une anomalie d'exécution.
- Q3. Le 68000 permet l'association directe de 199 traitements distincts aux demandes d'interruption, selon :
 - (a) 2 modes qui dépendent du périphérique d'où émane la demande.
 - (b) 1 seul mode.
 - (c) 199 modes différents (1 mode par demande).
 - (d) Aucune de ces réponses.
- Q4. Quelle est la différence entre un sous-programme et une exception de type TRAP?
 - (a) Il n'y a pas de différence.
 - (b) Le sous-programme s'exécute toujours en mode superviseur.
 - (c) L'exception de type TRAP s'exécute toujours en mode superviseur.
 - (d) Aucune de ces réponses.
- Q5. Quelle instruction peut-on utiliser pour revenir d'un TRAP?
 - (a) RETURN
 - (b) RTE
 - (c) BSR
 - (d) RTS
- O6. L'Erreur Bus est :
 - (a) Une exception d'origine interne.
 - (b) Une interruption.
 - (c) Une exception d'origine externe.
 - (d) Aucune de ces réponses.

Partiel 2 3/9

Partiel 2 4/9

Integer Instructions

MOVE Move Data from Source to Destination (M68000 Family)

Operation: Source \rightarrow Destination

Assembler

Syntax: MOVE < ea > , < ea >

Attributes: Size = (Byte, Word, Long)

Description: Moves the data at the source to the destination location and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long. Condition Codes:

Χ	Ν	Z	V	С
_	*	*	0	0

X — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SI.	75			DESTI	NOITAN		SOURCE						
0	0	312	SIZE REGISTER MODE								MODE		F	REGISTER	₹

Instruction Fields:

Size field—Specifies the size of the operand to be moved.

01 — Byte operation

11 — Word operation

10 — Long operation

4-116

M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

MOTOROLA

Partiel 2 – Annexes 5/9

Integer Instructions

MOVE

Move Data from Source to Destination (M68000 Family)

MOVE

Destination Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d ₁₆ ,PC)	_	_
(d ₈ ,PC,Xn)	_	_

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	_
([bd,PC,Xn],od)	_	_
([bd,PC],Xn,od)	_	_

Source Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d ₁₆ ,PC)	111	010
(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)**	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

^{*}For byte size operation, address register direct is not allowed.

NOTE

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

Partiel 2 – Annexes 6/9

^{*}Can be used with CPU32.

^{**}Can be used with CPU32.

EASy68K Quick Reference v2.1

www.easy68k.com

Copyright © 2004-2009 By: Chuck Kelly

		on Qu		_										OK.COII			It @ 2004-2009 by. Chuck Reliy
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 22	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	ıt	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i.An.Rn)	abs.W	abs.L	(i.PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*[]*[]*	_		(//	(,,,,	(//	(1,7111)	(1,7111,7111)	450.11	UDU.E	(1,1 0)	(1,1 0,1111)	<i>"</i>	D., . D., . V > D.,	BCD destination + BCD source + eXtend
ARPA	B		1 10 10 1	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	
,		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{I0} + -(Ax)_{I0} + X \rightarrow -(Ax)_{I0}$	Z cleared if result not D unchanged otherwise
ADD ⁴	BWL	s,Dn	****	9	S	S	S	S	S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when source is
		Dn,d		е	d ⁴	d	d	d	d	d	d	d	-	-	-	Dn + d → d	#n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴	BWL	#n,d	****	d	۳	d	d	d	d	d	ď	d	-	-	-	#n + d → d	Add immediate to destination
			****	-	-	_	-								_		
ADDQ 4	BWL	#n,d		d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
////	"" "	Dn,d		е	_	ď	ď	ď	ď	ď	ď	ď	"	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI 4	DWI		-**00	_	<u> </u>	_										#n AND d → d	
ANDI ⁴	_	#n,d		d	-	d	d	d	d	d	d	d	-	-			Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	е	١.	-	-	-	-	-	_	_	-	_	-		Arithmetic shift Dy by Dx bits left/right
ASR	""	#n,Dy		ď	١.	_	_	_	_	_	_	_		_	S	X 📥 🗆 🕳 0	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
AUK	l w	d #11,09		u	-	_					_	_	-	-	- 2	X	
	W	0		-	-	d	d	d	d	d	d	d	-	-	-	 	Arithmetic shift ds 1 bit left/right (.W anly)
Всс	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e	\vdash	L		d					-		-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then invert
ը ր և ը	lp r			I	-	q	l d		ď	ď	ď	ď		-			
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) → bit n of d	the bit in d
BCLR	B L	Dn,d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then clear
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	$0 \rightarrow bit$ number of d	the bit in d
BFCHG	5	d{a:w}	-**00	Ь	_	d	_	_	d	Ь	Ь	d	_	_	-	NOT bit field of d	Complement the bit field at destination
BFCLR	5		-**00	-						-	d		_		-		
	-	d{a:w}		d	-	d	-	-	d	d	-	d		-	-	0 → bit field of d	Clear the bit field at destination
BFEXTS	ď	s{a:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s extend 32 → Dn	Dn = bit field of s sign extended to 32 bits
BFEXTU	5	s{o:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s unsigned \rightarrow Dn	On = bit field of s zero extended to 32 bits
BFFFO	5	s{o:w},Dn	-**00	Ь	-	S	-	-	S	S	S	S	S	S	-	bit number of 1st 1 → Dn	Dn = bit position of I st I or offset + width
BFINS	5	Dn,s{o:w}	-**00	S	 	Ч	-	_	d	d	д	d	-	-	-	low bits Dn → bit field at d	Insert low bits of Dn to bit field at d
	5		-**00	_	 	<u> </u>					-						
BFSET		d{a:w}		-	-	d	-	-	d	d	d	d	-	-	-	1 → bit field of d	Set all bits in bit field of destination
BFTST	a	d{a:w}	-**00	d	-	d	-	-	d	d	d	d	d	d	-	set CCR with bit field of d	N = high bit of bit field, Z set if all bits 0
BRA	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	ВL	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
555.		#n,d		ď	١.	ď	d	d	d	ď	d	d		_	S	1 → bit n of d	set the bit in d
nnn	nw3			-	<u> </u>	_	_					- -			-		
BSR	BW3	address ²		-	-	-	-	-	-	-	-			-		$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e¹	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S	S	if Dn<0 or Dn>s then TRAP	Compare Dn with 0 and upper bound (s)
CLR	BWL	d	-0100	d	\vdash	d	d	d	d	d	d	d	-	-	-	□ → d	Clear destination to zero
			_***	_	<u>-</u>												
CMP ⁴	BWL	s,Dn		е	s ⁴	S	S	S	S	S	S	S	S	S		set CCR with Dn - s	Compare On to source
CMPA ⁴	WL	s,An	-****	S	9	S	S	S	S	S	S	S	S	S	S	set CCR with An – s	Compare An to source
CMPI 4	BWL	#n,d	-***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***	-	-	-	е	-	-	-	_	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-		-	_	_	_	_	_	_	_	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
DOCC	**	DII,auures		-	-	_	-	-	-	_	-	-	_	-	-		
		_			_											if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0		-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR ⁴	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XOR d → d	Logical exclusive DR Dn to destination
EORI ⁴		#n,d	-**00		+	d	d	d	d	d	d	d	_	_		#n XOR d → d	Logical exclusive OR #n to destination
				u	<u>-</u>	u			_								
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00		1	-	_	_	-	-	_	_			-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
	WL	ווט		u	<u> </u>	-		_							-		
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	Ь	d	d	Ъ	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	Ь	d	d	Ь	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA		s,An		-	е	S	-	_	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
				-	1 6	9	_										
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	T -	-	-	-	-	-	-	-	-	-	-	X ⊸ 1	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	_	_	_	_	_	_	_	_	_	_	S	[◀+	Logical shift Dy, #n bits L/R (#n: 1 to 8)
LUIN	l w	d		u u		d	d	d	d	d	ď	d			-	0 → C	Logical shift d 1 bit left/right (.W only)
				Ļ	1-	u	u		u	u	u	u	_				
MOVE 4	BWL	s,d	-**00	е	s ⁴	В	е	е	е	е	е	е	S	S		$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	S	S		s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	_	-	-					S	S				$s \rightarrow SR$	Move source to Status Register (Privileged)
	_		=		μ-	S	S	S	S	S			S	S	-		
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
•			•		_												

Partiel 2 – Annexes 7/9

Opcode	Size	Operand	CCR	I	Effer	ctive	Addres	S S=8	ource.	d=destina	tion. e:	eithe=	r, i=dis	placemen	ıt	Operation	Description
-F	BWL	s,d	XNZVC	Dn	_	(An)	(An)+				abs.W			(i,PC,Rn)		-F-: ####	ipsion
MOVE		USP,An		-	q	(All)	(All)	(AII)	(1,711)	(1,711,111)	uba.11	uba.L	(1,1 0)	(1,1 0,1(11)	7/11	USP → An	Move User Stack Pointer to An (Privileged)
MUAL	-	An,USP		_	S	_	_	_	_			-	_	_		An → USP	Move An to User Stack Pointer (Privileged)
MOVEA ⁴	WL	s,An		S	6 9	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		2		9 2	- 2	д 2	q	q	q	д 2	- 2	- 2	2	Registers \rightarrow d	Move specified registers to/from memory
MUVLM	W.L	s,Rn-Rn		_		S	S	u -	s s	u S	u S	u S	S	S		s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	_	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MUVLI	""	(i,An),Dn		l q		_	_	_	S	_	_	_	_	_	_	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴		#n,Dn	-**00	d	-	-	-	-	-	_	-	_	_	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	w	s,Dn	-**00	е	_	S	S	S	S	S	S	S		S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	е	-	2	2	S	S	s	S	S	S	S		16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*U*U*	4	-	ď	ď	d	d	d	ď	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	Ч	-	d	d	d	d	д	d	d	_	_	-	D - d → d	Negate das with extend, and result Negate destination (2's complement)
NEGX	_	d	****	Ч	-	d	d	d	d	d	d	d		_	-	D - d - X → d	Negate destination (2.3 complement)
NOP	DWL	u		- u	-	u -	- u	- u	- u	- u	- u	- -		-	-	None None	No operation occurs
NOT	BWL	d	-**00	Ь		Ь	д	d	В	Ь	d	d		_	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴		s,Dn	-**00	e		S	S	S	S	S	S	S	S	S	s ⁴	s OR Dn → Dn	Logical OR
шι	DW.F	Dn,d		e		d	q s	q s	l d	d S	l q	q s	š	- 8	٦.	Dn OR d → d	CORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	q		d	d	d	d	d	d	d		_	S	#n OR d → d	Logical DR #n to destination
ORI ⁴	B	#n,CCR	=====	u	-	u	- u	- u	_ u	- u	- u	- u		-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR		-	-	_	-		-	-	-	-		-		#n OR SR → SR	Logical DR #n to SR (Privileged)
PEA	- VV	#11,31N S		-	_	S	-	-	S	-	S	S			-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET	L	2		-	-	2	-	-	- 2	S -	- 3	- 2	- 8	S -	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dv	-**0*	-	-	-	-	-	-	-	-	-	-	-	-	ASSERT KEDET LINE	Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	-~~0~	9	-	-	-	-	_	-	-	-		_			Rotate Dy, #n bits left/right (#n: 1 to 8)
אטוז	w	#11,0y d		d	-	d	d	d	d d	d	d d	d	_	_	2		Rotate d 1-bit left/right (.W only)
				_	_	u	u	u	u	u	u	u			_		- :
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	L _ X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	l	#n,Dy		d	-	-	-	-	-	-	-	- 1	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	Ъ	d	d	-	-	-		Rotate destination I-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	1	-	-	-	1	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	Dx_{10} - Dy_{10} - $X \rightarrow Dx_{10}$	BCD destination – BCD source – eXtend
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)_{10}$ - $-(Ay)_{10}$ - $X \rightarrow -(Ax)_{10}$	Z cleared if result not 0 unchanged otherwise
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $ ightarrow$ d	If cc true then d.B = 111111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	****	е	S	S	S	S	S	S	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	d ⁴	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	р	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-		Dx - Dy - X → Dx	Subtract source and eXtend bit from destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16]←→bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-		test d→CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-		$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		·
			LUDT					,		1			_ (IP /9'		7) _	1	I.

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, "Alternate cc)									
cc Condition		Test	CC	Condition	Test				
T	true	1	۷C	overflow clear	!V				
F	false	0 VS overflow set		overflow set	٧				
HI ^u	higher than	!(C + Z)	PL	plus	!N				
ΓZ_n	lower or same	C + Z	MI	minus	N				
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CSª	lower than	C	LT	less than	$(N \oplus V)$				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
FN	ادييو	7	1F	lace or anual	(N ⊕ V) ⊥ 7				

An Address register (16/32-bit, n=0-7) s Source,

Dn Data register (8/16/32-bit, n=0-7) **d** Destination

Rn any data or address register

BCD Binary Coded Decimal **PC** Program Counter (24-bit)

#n Immediate data

SP Active Stack Pointer (same as A7) ¹Long only; all others are byte only

e Either source or destination

i Displacement ↑ Effective address {a:w} offset:width of bit field

SSP Supervisor Stack Pointer (32-bit) ² Assembler calculates offset 3 Branch sizes: **.B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR) N negative, Z zero, V overflow, C carry, X extend

* set by operation's result, ≡ set directly - not affected, O cleared, 1 set, U undefined

USP User Stack Pointer (32-bit) Distributed under GNU general public use license

⁴ Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization ⁵ Bit field determines size. Not supported by 68000. EASy68K hybrid form of 68020 instruction

Commonly Used Simulator Input/Output Tasks			TRAP #15 is used to run simulator tasks. Place the task number in register DD. See Help for a complete description of available tasks. (cstring is null terminated)				
[Display n characters of string at (A1), n=D1.W	1	Display n characters of string at (A1), n=D1.W	2	Read characters from keyboard. Store at (A1).	3	Display D1.L as signed decimal number
	(stops on NULL or max 255) with CR,LF		(stops on NULL or max 255) without CR,LF		Null terminated. D1.W = length (max 80)		
4	Read number from keyboard into D1.L	5	Read single character from keyboard in D1.B	6	Display D1.B as ASCII character	7	Set D1.B to 1 if keyboard input pending else set to 0
2	time in 1/100 second since midnight →D1.L	9	Terminate the program. (Halts the simulator)	10	Print estring at (AI) on default printer.	11	Position cursor at row,col D1.W=ccrr, \$FF00 clears
1	3 Display cstring at (A1) with CR,LF	14	Display estring at (A1) without CR,LF	15	Display unsigned number in D1.L in D2.B base	17	Display cstring at (A1) , then display number in D1.L
1	BDisplay cstring at (A1), read number into D1.L	19	Return state of keys or scan code. See help	20	Display ± number in D1.L, field D2.B columns wide	21	Set font properties. See help for details

Partiel 2 – Annexes 8/9 Nom: Classe:

DOCUMENT RÉPONSE À RENDRE AVEC LA COPIE

Exercice 4

Valeur d'entrée (D1.B)	-25	45	0	64
Valeur de sortie (D0.L)				

Exercice 5

Question	Q1	Q2	Q3	Q4	Q5	Q6
Réponse						