Contrôle 2 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Exercice 1 (4 points)

Codez les instructions suivantes en langage machine 68000, <u>vous détaillerez les différents champs</u> puis vous exprimerez le résultat final sous forme <u>hexadécimale</u> en précisant <u>la taille des mots supplémentaires</u> lorsque le cas se présente.

1. MOVE.B - (A5), (A4)

MOVE (cf. documentation ci-annexée)

	0	СТ	777		D:	ESTI	OITA	N		SOURCE						
		51	ZE	RE	REGISTER MODE			MODE			REGISTER					
0	0	0	1	1	1 0 0			1	0	1	0	0	1	0	1	
МО	VE		В	(A4)						- (A5)						

Code machine complet en représentation hexadécimale : 18A5

2. ADDA.L -1 (A3), A2

ADDA (cf. documentation ci-annexée)

1	1	0	1	DE	CTCM	ED.	OPMODE:			EFFECTIVE			E ADD	ADDRESS		
		U		Kr.	GIST	ĽК	OPMODE -		MODE			REGISTER				
1	1	0	1	0	1	0	1	1	1	1	0	1	0	1	1	
	AD	DA			A 2		.L			d16 (A3)						

Information à ajouter pour la source : d16 = -1 = \$FFFF

d16 représente un déplacement sur 16 bits signés. Il faut donc convertir -1 sur 16 bits signés.

Code machine complet en représentation hexadécimale : D5EB FFFF

3. MOVE.W #34,34

MOVE (cf. documentation ci-annexée)

	0	СТ	ZE	DESTINATION								SOU	SOURCE				
	U	51	Δ£	RE	REGISTER MODE		MODE			REGISTER		ER					
0	0	1	1	0	0 0 1		1	1	1	1 1 1			1	0	0		
МО	VE	•	W	(xxx).L					# <data></data>								

EPITA – Architecture des ordinateurs – Info-Spé 2011/2012

- Information à ajouter pour la source : #<data> = #34 = #\$0022
 La taille de la donnée du mode d'adressage immédiat correspond à la taille de l'instruction. L'instruction possède ici l'extension . W. La taille de la donnée est donc de 16 bits.
- Information à ajouter pour la destination : (xxx).L = 34 = \$00000022 Un adressage absolu long représente une adresse sur 32 bits non signés.

Code machine complet en représentation hexadécimale : 33FC 0022 00000022

4. MOVE.L #\$51,26(A3,A1.W)

MOVE (cf. documentation ci-annexée)

0	0	СТ	ZE		D	ESTI	VATIO	N		SOURCE						
		21	Zı £ı	REGISTER MODE			MODE			REGISTER		ER				
0	0	1	0	0	0 1 1		1	1	0	1	1 1 1		1	0	0	
МО	VE		L	d8 (A3,Xn)						# <data></data>						

- Information à ajouter pour la source : #<data> = #\$51 = #\$0000051
 La taille de la donnée du mode d'adressage immédiat correspond à la taille de l'instruction. L'instruction possède ici l'extension . L. La taille de la donnée est donc de 32 bits.
- Il y a deux informations à ajouter pour la destination : la valeur de **d8** et la valeur de **xn**. Ces deux valeurs doivent être placées dans ce qui s'appelle le **mot d'extension**. Les 5 bits de poids fort du mot d'extension servent à identifier le registre Xn et les 8 bits de poids faible à contenir la valeur de d8. d8 est un déplacement codé sur 8 bits signés.

Mot d'extension du 68000 (cf. documentation ci-annexée)

D/A	RE	GIST	ER	W/L	0	0	0	DISPLACEMENT INTEGER					
1	0	0	1	0	0	0	0	0 0 0 1 1 0 1 0					0
	A	1		. W				d8 = 26 = \$1A					

La représentation hexadécimale du mot d'extension est : 901A

Code machine complet en représentation hexadécimale : 27BC 00000051 901A

Exercice 2 (4 points)

Vous indiquerez après chaque instruction, le nouveau contenu des registres (sauf le PC) et/ou de la mémoire qui viennent d'être modifiés. Vous utiliserez la représentation hexadécimale.

Attention : La mémoire et les registres sont réinitialisés à chaque nouvelle instruction.

Valeurs initiales: D0 = \$FFFFFFFE A0 = \$00005000 PC = \$00006000

D1 = \$FFFF0005 A1 = \$00005008 D2 = \$FFFFF000 A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 48

1. MOVE.W #\$27,-(A1)

Source	Destination
#\$27	(A1)
#\$0027	(\$5008 - 2)
	(\$5006)

\$005000 54 AF 18 B9 E7 21 **00 27** A1 = \$00005006

2. MOVE.L D2,4(A2,D0.L)

Source	Destination
D2	4 (A2,D0.L)
#\$FFFFF000	(A2 + D0 + 4)
	(\$5010 + \$FFFFFFFE + 4)
	(\$5010 - 2 + 4)
	(\$5012)

\$005010 13 79 **FF FF F0 00** 2D 48

3. MOVE.B \$6006(PC,D2.L),\$5010

Source	Destination
\$6006(PC,D2.L)	(\$5010)
(\$6006 + D2)	
(\$6006 + \$FFFFF000)	
(\$6006 - \$1000)	
(\$5006)	
#\$48	

\$005010 **48** 79 01 80 42 1A 2D 48

4. MOVE.W -1 (A2, D1.W), 2 (A0)

Source	Destination
-1 (A2,D1.W)	2 (AO)
(A2 + D1.W - 1)	(A0 + 2)
(\$5010 + 5 - 1)	(\$5000 + 2)
(\$5014)	(\$5002)
#\$421A	

\$005000 54 AF **42 1A** E7 21 48 C0

Exercice 3 (3 points)

Donnez le résultat des additions hexadécimales suivantes, ainsi que le contenu des bits N, Z, V et C du registre d'état.

- 1. \$3D + \$E9 **opération en .B**
 - = \$1**26** (le résultat sur 8 bits est **\$26**)

$$\rightarrow$$
 N = 0, Z = 0, V = 0, C = 1

- 2. \$6AB4 + \$3FC6 opération en .W
 - = \$**AA7A**

$$\rightarrow$$
 N = 1, Z = 0, V = 1, C = 0

Contrôle 2 – Corrigé

4/12

Exercice 4 (2 points)

Réalisez le sous-programme **Add128** qui réalise une addition sur 128 bits en quelques lignes seulement (pas plus de cinq lignes).

Entrées : **D3:D2:D1:D0** = Entier sur 128 bits (**D0** étant les 32 bits de poids faible).

D7:D6:D5:D4 = Entier sur 128 bits (**D4** étant les 32 bits de poids faible).

Sorties : D3:D2:D1:D0 = D3:D2:D1:D0 + D7:D6:D5:D4

```
Add128 add.l d4,d0 ; d4 + d0 \rightarrow d0, retenue \rightarrow X addx.l d5,d1 ; d5 + d1 + X \rightarrow d1, retenue \rightarrow X addx.l d6,d2 ; d6 + d2 + X \rightarrow d2, retenue \rightarrow X addx.l d7,d3 ; d7 + d3 + X \rightarrow d3, retenue \rightarrow X rts
```

Exercice 5 (3 points)

Réalisez le sous-programme **GetValue** en fonction des entrées-sorties ci-dessous (hormis le registre de sortie, aucun registre ne sera modifié en sortie du sous-programme) :

Entrée : **D1.W** = Entier signé sur 16 bits.

Sorties: **D0.L** = 1 si **D1.W** est négatif.

 $\mathbf{D0.L} = 2 \text{ si } \mathbf{D1.W} \text{ est nul.}$

 $\mathbf{D0.L} = 3$ dans tous les autres cas.

```
GetValue
                               ; Positionne les flags Z et N en fonction de D1.W.
           tst.w
                   d1
                   zero
           beq
                               ; Si D1.W = 0 (Z = 1), saut au label zero.
                  negative ; Si D1.W < 0 (N = 1), saut au label negative.
           bmi
positive
           moveq.1 #3,d0
                               ; Sortie avec D0.L = 3 (cas où D1.W > 0).
           rts
zero
           moveq.1 #2,d0
                               ; Sortie avec D0.L = 2 (cas où D1.W = 0).
           rts
negative
           moveq.1 #1,d0
                               ; Sortie avec D0.L = 1 (cas où D1.W < 0).
```

Exercice 6 (4 points)

Soit les deux instructions suivantes :

- MOVEM.L D2/D1/A1/A5, (A7)
- MOVEM.L (A7) + A5/A1/D1/D2
- 1. Laquelle des deux permet d'empiler les registres ?

C'est l'instruction MOVEM. L D2/D1/A1/A5, - (A7) qui permet d'empiler les registres.

2. Dans quel ordre seront-ils empilés?

Les registres seront empilés dans l'ordre suivant : A5, A1, D2, D1.

3. Dans quel ordre seront-ils dépilés ?

Les registres seront dépilés dans l'ordre suivant : D1, D2, A1, A5.

4. Choisissez la proposition exacte :

Après l'exécution d'une instruction RTS, le pointeur de pile est :

- incrémenté de deux ;
- décrémenté de deux ;
- incrémenté de quatre ;
- décrémenté de quatre ;
- · inchangé.
- 5. Si un programmeur commet l'erreur d'utiliser une instruction JMP à la place d'une instruction JSR, quel problème cela peut-il poser ?

L'instruction JSR empile une adresse de retour puis saute à un sous-programme. Le sous-programme doit alors se terminer par une instruction RTS qui dépile l'adresse de retour et la place dans le registre **PC** (*Program Counter*).

L'instruction JMP n'empile aucune adresse de retour. Si on l'utilise pour appeler un sous-programme, elle sautera directement à ce dernier. Le sous-programme n'aura alors aucun moyen de connaître son adresse de retour. À la sortie du sous-programme, c'est-à-dire au moment de l'exécution du RTS, la valeur qui sera dépilée et placée dans le registre **PC** ne sera pas l'adresse de retour. Par conséquent, le programme continuera son exécution à une adresse incorrecte.

Integer Instructions

MOVE Move Data from Source to Destination (M68000 Family)

Operation: Source → Destination

Assembler

Syntax: MOVE < ea > , < ea >

Attributes: Size = (Byte, Word, Long)

Description: Moves the data at the source to the destination location and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long. Condition Codes:

X	Ν	Z	V	С
	*	*	0	0

X — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	SIZ	75		DESTINATION						SOURCE					
0	0	312	4 L	R	EGISTE	R		MODE			MODE		F	REGISTER	₹	

Instruction Fields:

Size field—Specifies the size of the operand to be moved.

01 — Byte operation

11 — Word operation

10 — Long operation

Integer Instructions

MOVE

Move Data from Source to Destination (M68000 Family)

MOVE

Destination Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d ₁₆ ,PC)	_	_
(d ₈ ,PC,Xn)	_	_

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	_
([bd,PC,Xn],od)	_	_
([bd,PC],Xn,od)	_	_

Source Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d ₁₆ ,PC)	111	010
(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)**	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

^{*}For byte size operation, address register direct is not allowed.

NOTE

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

^{*}Can be used with CPU32.

^{**}Can be used with CPU32.

ADDA Add Address (M68000 Family)

Operation: Source + Destination → Destination

Assembler

Syntax: ADDA < ea > , An

Attributes: Size = (Word, Long)

Description: Adds the source operand to the destination address register and stores the result in the address register. The size of the operation may be specified as word or long. The entire destination address register is used regardless of the operation size.

Condition Codes:

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1		1		REGISTER		l ,	OPMODE		EFF	ECTIVE	ADDRE	SS		
'	'	U	'		CEGISTER		ļ '	JPIVIODE	-		MODE		R	EGISTE	R

Instruction Fields:

Register field—Specifies any of the eight address registers. This is always the destination.

Opmode field—Specifies the size of the operation.

011—Word operation; the source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.

111—Long operation.

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d ₁₆ ,PC)	111	010
(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

^{*}Can be used with CPU32

M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

MOTOROLA

BRIEF EXTENSION WORD FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	R	EGISTE	R	W/L	0	0	0			DISPI	LACEME	NT INTE	EGER		

(a) MC68000, MC68008, and MC68010

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	R	EGISTE	R	W/L	SCA	λLE	0			DISP	LACEME	ENT INTE	EGER		

(b) CPU32, MC68020, MC68030, and MC68040

Table 2-1. Instruction Word Format Field Definitions

Field	Definition											
	Instruction											
Mode	Addressing Mode											
Register	General Register Number											
Extensions												
D/A	Index Register Type 0 = Dn 1 = An											
W/L	Word/Long-Word Index Size 0 = Sign-Extended Word 1 = Long Word											
Scale	Scale Factor 00 = 1 01 = 2 10 = 4 11 = 8											
BS	Base Register Suppress 0 = Base Register Added 1 = Base Register Suppressed											
IS	Index Suppress 0 = Evaluate and Add Index Operand 1 = Suppress Index Operand											
BD SIZE	Base Displacement Size 00 = Reserved 01 = Null Displacement 10 = Word Displacement 11 = Long Displacement											
I/IS	Index/Indirect Selection Indirect and Indexing Operand Determined in Conjunction with Bit 6, Index Suppress											

For effective addresses that use a full extension word format, the index suppress (IS) bit and the index/indirect selection (I/IS) field determine the type of indexing and indirect action. Table 2-2 lists the index and indirect operations corresponding to all combinations of IS and I/IS values.

EASy68K Quick Reference v2.1

www.easy68k.com

Copyright © 2004-2009 By: Chuck Kelly

Opcode	Cizo	Operand	CCR Effective Address s=source, d=destination, e=either, i=displacem		nlacaman	+	Operation	Description									
opcoue	BWL	-	XNZVC			(An)	(An)+	-(An)		u-uestina (i,An,Rn)				(i,PC,Rn)		uperation	Description
ADDD		s,d			АП	(AII)	(AII)+	-(AII)	(І,АП)	(I,AII,KII)	ads.w	ads.L	(1,76)	(1,76,171)		D D V > D	DOD I II II DOD VI I
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	BCD destination + BCD source + eXtend
ADD /	DWI	-(Ay),-(Ax)	****	-	-	-	-	В	-	-	-	-	-	-	- /i	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Z cleared if result not D unchanged otherwise
ADD ⁴	BWL	s,Dn		е	S	S	S	S	S	S	S	S	S	S		s + Dn → Dn	Add binary (ADDI or ADDQ is used when source is
ADDA 4	wı	Dn,d		В	d⁴	d	d	d	d	d	d	d	-	-	-	Dn + d → d	#n. Prevent ADDQ with #n.L)
ADDA 4		s,An		S	е	S	S	S	S	S	S	S	S	S	-	s + An → An	Add address (.W sign-extended to .L)
ADDI 4		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	_	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND ⁴	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S		s AND Dn → Dn	Logical AND source to destination
		Dn,d		В	-	d	d	d	d	d	d	d	-	-		Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	_	#n,d	-**00	d	-	d	d	d	d	d	р	d	-	-		#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	, , , , , , , , , , , , , , , , , , ,	Arithmetic shift ds I bit left/right (.W only)
Всс	BW ³	address ²		-	<u> </u>	_	-	_		_	_	_	-	_	-	if cc true then	Branch conditionally (cc table on back)
000	"	uuui caa														address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	el	-	d	В	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then invert
06110	ן " נ	#n,d		ď		d	ď	ď	ď	d	d	d	_	_		NOT(bit n of d) → bit n of d	the bit in d
BCLR	B L	Dn,d	*	e ^l		d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) → Z	Set Z with state of specified bit in d then clear
DULK	ן די ו	#n,d		q ₁	-	d	l d	d d	d d	d	d	d	-	_		0 → bit number of d	the bit in d
BFCHG	5	d{a:w}	-**00	d	-	d	u	u	d	d	d	d	_	-		NOT bit field of d	Complement the bit field at destination
BFCLR	5		-**00	Ч	ļ-	Ч	-	-			П		-	-			Clear the bit field at destination
	5	d{a:w}	-**00	_	-				d	d		d		-		D → bit field of d	
BFEXTS	5	s{a:w},Dn		d	-	S	-	-	S	S	S	S	S	S	-	bit field of s extend 32 → Dn	Dn = bit field of s sign extended to 32 bits
BFEXTU	5	s{o:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s unsigned → Dn	Dn = bit field of s zero extended to 32 bits
BFFFO	u E	s{o:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit number of I st 1 → Dn	Dn = bit position of 1st 1 or offset + width
BFINS	ū .	Dn,s{o:w}	-**00	S	-	d	-	-	d	d	d	d	-	-	-	low bits Dn → bit field at d	Insert low bits of Dn to bit field at d
BFSET	a .	d{a:w}	-**00	d	-	d	-	-	d	d	d	d	-	-		1 → bit field of d	Set all bits in bit field of destination
BFTST	5	d{a:w}	-**00	d	-	d	-	-	d	d	d	d	d	d	-	set CCR with bit field of d	N = high bit of bit field, Z set if all bits D
BRA	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	$1 \rightarrow bit n of d$	set the bit in d
BSR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e¹	-	d	d	d	d	d	Ь	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) -> Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	S	S	if Dn<0 or Dn>s then TRAP	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$D \rightarrow q$	Clear destination to zero
CMP ⁴	BWL	s,Dn	_***	е	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn – s	Compare On to source
CMPA ⁴		s,An	_***	S	е	S	S	S	S	S	S	S	S	S		set CCR with An – s	Compare An to source
CMPI ⁴		#n,d	_***	d	-	d	d	d	d	d	d	d	-	-		set CCR with d - #n	Compare destination to #n
CMPM ⁴		(Ay)+,(Ax)+	_***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn.addres ²		-	<u> </u>	-	-	-	_	-	_	_	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
0000	"	511,0001 00														if Dn <> -1 then addr → PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
DIVU		s,Dn	-***0	е	<u> </u>	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
EOR ⁴		Dn,d	-**00			d	d	d	d	d	d	d	-	-	s ⁴	Dn XOR d → d	Logical exclusive OR On to destination
EORI ⁴		#n,d	-**00	d	<u> </u>	d	d	d	d	d	d	d	_	-		#n XOR d → d	Logical exclusive OR #n to destination
EORI ⁴	B	#n,CCR	====	u	Ë	u	_ u	- u	_ u	- u	- u	- -	-			#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI ⁴		#n,cck #n,SR		-	-	-		-				-	-	-			
	W		=====		ļ-	-	-		-	-	-		-	-		#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		8	е	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X ∢ ¬	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	_	-	-	-	-	S	L 4-	Logical shift Dy, #n bits L/R (#n: 1 to 8)
"	W	d		-	-	d	d	d	d	d	d	d	-	-	-	0 → C	Logical shift d 1 bit left/right (.W only)
MOVE 4	٠.	s,d	-**00	е	s ⁴	е		е	е		е	е	-		s ⁴	s → d	Move data from source to destination
MOVE	W	s,ccr	=====	S	12		е			9			S	S		$s \rightarrow CCR$	Move source to Condition Code Register
			=====	-	-	S	S	S	S	8	S	S	S	S			
MOVE	W	92,2		S	μ-	2	2	2	S	2	S	S	S	S	-	$92 \leftarrow 2$	Move source to Status Register (Privileged)
MOVE		SR,d	173777	р	-	d	d (4)	d	d (:A.)	d (A D)	d	d	- (: 00)	- /: DD D \	-	SR → d	Move Status Register to destination
	BWL	s,d	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	# n		

Opcode	Size	Operand	CCR	F	Effe	ctive	Addres	S S=S	nurce	d=destina	tinn e	=eithe	r i=dis	placemen	ıt	Operation	Description
оровае	BWL	s,d	XNZVC		An		(An)+			(i,An,Rn)				(i,PC,Rn)		оры инын	Dodd iption
MOVE		USP,An		DII	d	(AII)	(All)	(AII)	(I,AII)	(1,A11,1(11)	003.11	ans.L	(1,1 11)	(1,1 0,1(11)	#11	USP → An	 Move User Stack Pointer to An (Privileged)
MUAE	L	An,USP		-	S	_	_	_	_	-	_	-	_	_	_	An → USP	Move An to User Stack Pointer (Privileged)
MOVEA ⁴	WL	s,An		S	6	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		2	-	q	- 8	q s	q q	d d	q 2	9 2	- 2	-	-	Registers \rightarrow d	Move specified registers to/from memory
MUVLM	WL	s,Rn-Rn		-]	S	S	u -	s s	u S	u S	S	S	S		s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	_	-	-	_	q s	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MUVLI	WL	(i,An),Dn		q	_	_		_	S	_	_	_	_	_	_	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴		#n,Dn	-**00	d	-	-	-	_	-	_	_	_		_	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*U*U*	ď	-	d	ď	q	q	d d	q	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	_	d	d	d	d	d	ď	d		_	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	Ч		d	d	d	d	d	d	d	_	-	-	□ - d - X → d	Negate destination (2.3 complement)
NOP	DILL	u		- u	_	-	_ u	- u	- u	- u	-	- u		_	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	Ь	В	d	В	d	Ь	d		_	_	NOT(d) → d	Logical NOT destination (I's complement)
DR ⁴		s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S	s ⁴	s OR Dn → Dn	Logical OR
uiv	DWL	Dn,d		e	-	q	q s	q s	l q	q s	q	q	-	-	-	Dn OR d → d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	_	_		#n OR d → d	Logical OR #n to destination
ORI ⁴	B	#n,CCR	=====	_ u	_	-	_ u	- u	- u	- u	- u	-		-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,58R		_	_	-		-	-	_	_	-		-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	"	S		_	-	S	-	_	S	S	S	S	S	S	-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET	L	2		-	-	- 2	-	-	- 2	- 8	2	- 2	- 2	- 2	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	е	-	-	-		_	-	-			-	-	ASSELT MEDEL FILLE	Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy		d	-	_		_		_	_	_		_	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
Kuk	w	#11,Dy		u -	-	d	d	d	d	d	d	d	_	_	-		Rotate d 1-bit left/right (.W only)
8874						_	u u					u				,	= '
ROXL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
ROXR	l w	#п,Ду		d	-	-	-	-	-	-	-	-	-	-	S	X ⊲	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	└→ □□───	Rotate destination I-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR; (SP)+ → PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	BCD destination – BCD source – eXtend
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$ -(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10} $	Z cleared if result not 0 unchanged otherwise
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then 1's \rightarrow d	If cc true then d.B = 111111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	****	В	S	S	S	S	S	S	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	d ⁴	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy.Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx	Subtract source and eXtend bit from destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16]←→bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to I
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		·
		Toete (+ NR							-					7_hit n=Π_'	_	n	

Condition Tests (+ DR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)											
CC	Condition	Test	CC	Condition	Test						
Ţ	true	1	۷C	overflow clear	!V						
F	false	0	V2	overflow set	٧						
HI"	higher than	!(C + Z)	PL	plus	!N						
ΓZ_n	lower or same	C + Z	MI	minus	N						
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)						
LOu, CSª	lower than	C	LT	less than	(N ⊕ V)						
NE	not equal	! Z	GT	greater than	![(N ⊕ V) + Z]						
EU	agual	7	1 E	loon on naual	(N 🖎 V) . 7						

An Address register (16/32-bit, n=0-7) s Source,

Dn Data register (8/16/32-bit, n=0-7) **d** Destination

Rn any data or address register

BCD Binary Coded Decimal **PC** Program Counter (24-bit)

#n Immediate data

SP Active Stack Pointer (same as A7) ¹Long only; all others are byte only

e Either source or destination

i Displacement ↑ Effective address {a:w} offset:width of bit field

SSP Supervisor Stack Pointer (32-bit) ² Assembler calculates offset

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR) N negative, Z zero, V overflow, C carry, X extend

* set by operation's result, ≡ set directly - not affected, O cleared, 1 set, U undefined USP User Stack Pointer (32-bit)

Distributed under GNU general public use license

³ Branch sizes: **.B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes 4 Assembler automatically uses A, I, $\dot{ extstyle Q}$ or M form if possible. Use #n.L to prevent Quick optimization 5 Bit field determines size. Not supported by 68000. EASy68K hybrid form of 68020 instruction

[ommonly Used Simulator Input/Output Tasks	TR	AP #15 is used to run simulator tasks. Place the tas	kπι	ımber in register DO. See Help for a complete des	scrip	otion of available tasks. (cstring is null terminated)
[Display n characters of string at (AI), n=DI.W	1	Display n characters of string at (A1), n=D1.W	2	Read characters from keyboard. Store at (A1).	3	Display D1.L as signed decimal number
	(stops on NULL or max 255) with CR,LF		(stops on NULL or max 255) without CR,LF		Null terminated. D1.W = length (max 80)		
7	Read number from keyboard into D1.L	5	Read single character from keyboard in D1.B	6	Display D1.B as ASCII character	7	Set DI.B to 1 if keyboard input pending else set to 0
2	time in 1/100 second since midnight →D1.L	9	Terminate the program. (Halts the simulator)	10	Print cstring at (AI) on default printer.	11	Position cursor at row,col D1.W=ccrr, \$FF00 clears
1	3 Display cstring at (A1) with CR,LF	14	Display cstring at (AI) without CR,LF	15	Display unsigned number in D1.L in D2.B base	17	Display cstring at (AI) , then display number in DI.L
1	Rinisplay estring at (A1) read number into NH	19	Return state of keys or scan code. See help	20	Display ± number in DLL field D2 B columns wide	71	Set foot properties. See help for details