

Contrôle 2

Architecture des ordinateurs

Durée : 1 h 30

Exercice 1 (4 points)

Codez les instructions suivantes en langage machine 68000, vous détaillerez les différents champs puis vous exprimerez le résultat final sous forme hexadécimale en précisant la taille des mots supplémentaires lorsque le cas se présente.

1. MOVE.B - (A5) , (A4)
2. ADDA.L -1 (A3) , A2
3. MOVE.W #34 , 34
4. MOVE.L #51 , 26 (A3 , A1.W)

Exercice 2 (4 points)

Vous indiquerez après chaque instruction, le nouveau contenu des registres (sauf le PC) et/ou de la mémoire qui viennent d'être modifiés. **Vous utiliserez la représentation hexadécimale.**

Attention : La mémoire et les registres sont réinitialisés à chaque nouvelle instruction.

Valeurs initiales : D0 = \$FFFFFFFE A0 = \$00005000 PC = \$00006000
 D1 = \$FFFF0005 A1 = \$00005008
 D2 = \$FFFFF000 A2 = \$00005010

\$005000	54 AF 18 B9 E7 21 48 C0
\$005008	C9 10 11 C8 D4 36 1F 88
\$005010	13 79 01 80 42 1A 2D 48

1. MOVE.W #527 , - (A1)
2. MOVE.L D2 , 4 (A2 , D0.L)
3. MOVE.B \$6006 (PC , D2.L) , \$5010
4. MOVE.W -1 (A2 , D1.W) , 2 (A0)

Exercice 3 (3 points)

Donnez le résultat des additions hexadécimales suivantes, ainsi que le contenu des bits N, Z, V et C du registre d'état.

1. \$3D + \$E9 **opération en .B**
2. \$6AB4 + \$3FC6 **opération en .W**

Exercice 4 (2 points)

Réalisez le sous-programme **Add128** qui réalise une addition sur 128 bits en quelques lignes seulement (pas plus de cinq lignes).

Entrées : **D3:D2:D1:D0** = Entier sur 128 bits (**D0** étant les 32 bits de poids faible).

D7:D6:D5:D4 = Entier sur 128 bits (**D4** étant les 32 bits de poids faible).

Sorties : **D3:D2:D1:D0** = **D3:D2:D1:D0** + **D7:D6:D5:D4**

Exercice 5 (3 points)

Réalisez le sous-programme **GetValue** en fonction des entrées-sorties ci-dessous (hormis le registre de sortie, aucun registre ne sera modifié en sortie du sous-programme) :

Entrée : **D1.W** = Entier signé sur 16 bits.

Sorties : **D0.L** = 1 si **D1.W** est négatif.

D0.L = 2 si **D1.W** est nul.

D0.L = 3 dans tous les autres cas.

Exercice 6 (4 points)

Soit les deux instructions suivantes :

- `MOVEM.L D2/D1/A1/A5, -(A7)`
- `MOVEM.L (A7)+, A5/A1/D1/D2`

1. Laquelle des deux permet d'empiler les registres ?
2. Dans quel ordre seront-ils empilés ?
3. Dans quel ordre seront-ils dépilés ?

4. Choisissez la proposition exacte :

Après l'exécution d'une instruction `RTS`, le pointeur de pile est :

- incrémenté de deux ;
 - décrémenté de deux ;
 - incrémenté de quatre ;
 - décrémenté de quatre ;
 - inchangé.
5. Si un programmeur commet l'erreur d'utiliser une instruction `JMP` à la place d'une instruction `JSR`, quel problème cela peut-il poser ?

Integer Instructions

MOVE**Move Data from Source to Destination**
(M68000 Family)**MOVE****Operation:** Source → Destination**Assembler****Syntax:** MOVE < ea > , < ea >**Attributes:** Size = (Byte, Word, Long)**Description:** Moves the data at the source to the destination location and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long. Condition Codes:

X	N	Z	V	C
—	*	*	0	0

X — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C — Always cleared.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SIZE		DESTINATION						SOURCE					
				REGISTER			MODE			MODE			REGISTER		

Instruction Fields:

Size field—Specifies the size of the operand to be moved.

01 — Byte operation

11 — Word operation

10 — Long operation

MOVE**Move Data from Source to Destination
(M68000 Family)****MOVE**

Destination Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#<data>	—	—
(d ₁₆ ,PC)	—	—
(d ₈ ,PC,Xn)	—	—

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	—	—
([bd,PC,Xn],od)	—	—
([bd,PC],Xn,od)	—	—

*Can be used with CPU32.

Source Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d ₁₆ ,An)	101	reg. number:An
(d ₈ ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#<data>	111	100
(d ₁₆ ,PC)	111	010
(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)**	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

*For byte size operation, address register direct is not allowed.

**Can be used with CPU32.

NOTE

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

ADDA**Add Address
(M68000 Family)****ADDA****Operation:** Source + Destination → Destination**Assembler****Syntax:** ADDA < ea > , An**Attributes:** Size = (Word, Long)**Description:** Adds the source operand to the destination address register and stores the result in the address register. The size of the operation may be specified as word or long. The entire destination address register is used regardless of the operation size.**Condition Codes:**

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	REGISTER			OPMODE			EFFECTIVE ADDRESS					
												MODE		REGISTER	

Instruction Fields:

Register field—Specifies any of the eight address registers. This is always the destination.

Opmode field—Specifies the size of the operation.

011— Word operation; the source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.

111— Long operation.

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg. number:Dn	(xxx).W	111	000
An	001	reg. number:An	(xxx).L	111	001
(An)	010	reg. number:An	#<data>	111	100
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d ₁₆ ,An)	101	reg. number:An	(d ₁₆ ,PC)	111	010
(d ₈ ,An,Xn)	110	reg. number:An	(d ₈ ,PC,Xn)	111	011

MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	011
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	011
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	011

*Can be used with CPU32

M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

MOTOROLA

BRIEF EXTENSION WORD FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	REGISTER				W/L	0	0	0	DISPLACEMENT INTEGER						

(a) MC68000, MC68008, and MC68010

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	REGISTER				W/L	SCALE		0	DISPLACEMENT INTEGER						

(b) CPU32, MC68020, MC68030, and MC68040

Table 2-1. Instruction Word Format Field Definitions





Field	Definition
Instruction	
Mode	Addressing Mode
Register	General Register Number
Extensions	
D/A	Index Register Type 0 = Dn 1 = An
W/L	Word/Long-Word Index Size 0 = Sign-Extended Word 1 = Long Word
Scale	Scale Factor 00 = 1 01 = 2 10 = 4 11 = 8
BS	Base Register Suppress 0 = Base Register Added 1 = Base Register Suppressed
IS	Index Suppress 0 = Evaluate and Add Index Operand 1 = Suppress Index Operand
BD SIZE	Base Displacement Size 00 = Reserved 01 = Null Displacement 10 = Word Displacement 11 = Long Displacement
I/IS	Index/Indirect Selection Indirect and Indexing Operand Determined in Conjunction with Bit 6, Index Suppress



For effective addresses that use a full extension word format, the index suppress (IS) bit and the index/indirect selection (I/IS) field determine the type of indexing and indirect action. Table 2-2 lists the index and indirect operations corresponding to all combinations of IS and I/IS values.

EASy68K Quick Reference v2.1

www.easy68k.com

Copyright © 2004-2009 By: Chuck Kelly

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement												Operation		Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i.An)	(i.An,Rn)	abs.W	abs.L	(i.PC)	(i.PC,Rn)	#n			
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e -	- -	- -	- -	- e	- -	- -	- -	- -	- -	- -	- -	Dy ₁₀ + Dx ₁₀ + X → Dx ₁₀ -(Ay) ₁₀ + -(Ax) ₁₀ + X → -(Ax) ₁₀	BCD destination + BCD source + eXtend Z cleared if result not 0 unchanged otherwise	
ADD ⁴	BWL	s,Dn Dn,d	*****	e e	s d ⁴	s d	s d	s d	s d	s d	s d	s d	s -	s -	s ⁴ -	s + Dn → Dn Dn + d → d	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)	
ADDA ⁴	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s + An → An	Add address (W sign-extended to .L)	
ADDI ⁴	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	s	#n + d → d	Add immediate to destination	
ADDQ ⁴	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	s	#n + d → d	Add quick immediate (#n range: 1 to 8)	
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e -	- -	- -	- -	- e	- -	- -	- -	- -	- -	- -	- -	Dy + Dx + X → Dx -(Ay) + -(Ax) + X → -(Ax)	Add source and eXtend bit to destination	
AND ⁴	BWL	s,Dn Dn,d	-**00	e e	- -d	s d	s d	s d	s d	s d	s d	s d	s -	s -	s ⁴ -	s AND Dn → Dn Dn AND d → d	Logical AND source to destination (ANDI is used when source is #n)	
ANDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination	
ANDI ⁴	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n AND CCR → CCR	Logical AND immediate to CCR	
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n AND SR → SR	Logical AND immediate to SR (Privileged)	
ASL ASR	BWL W	Dx,Dy #n,Dy d	*****	e d -	- - -d	- - d	- - d	- - d	- - d	- - d	- - d	- - d	- - -	- - -	- s -	 	Arithmetic shift Dy by Dx bits left/right Arithmetic shift Dy #n bits L/R (#n: 1 to 8) Arithmetic shift ds 1 bit left/right (W only)	
Bcc	BW ³	address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	if cc true then address → PC	Branch conditionally (cc table on back) (8 or 16-bit ± offset to address)	
BCHG	B L	Dn,d #n,d	--*--	e ¹ d ¹	- -	d d	d d	d d	d d	d d	d d	d d	- -	- -	- s	NOT(bit number of d) → Z NOT(bit n of d) → bit n of d	Set Z with state of specified bit in d then invert the bit in d	
BCLR	B L	Dn,d #n,d	--*--	e ¹ d ¹	- -	d d	d d	d d	d d	d d	d d	d d	- -	- -	- s	NOT(bit number of d) → Z 0 → bit number of d	Set Z with state of specified bit in d then clear the bit in d	
BFCBG ⁵		d{o:w}	-**00	d	-	d	-	-	-	d	d	d	d	-	-	NOT bit field of d	Complement the bit field at destination	
BFCBL ⁵		d{o:w}	-**00	d	-	d	-	-	-	d	d	d	d	-	-	0 → bit field of d	Clear the bit field at destination	
BFEFTS ⁵		s{o:w},Dn	-**00	d	-	s	-	-	-	s	s	s	s	-	-	bit field of s sign extended 32 → Dn	Dn = bit field of s sign extended to 32 bits	
BFEFTU ⁵		s{o:w},Dn	-**00	d	-	s	-	-	-	s	s	s	s	-	-	bit field of s unsigned → Dn	Dn = bit field of s zero extended to 32 bits	
BFFFD ⁵		s{o:w},Dn	-**00	d	-	s	-	-	-	s	s	s	s	-	-	bit number of 1 st 1 → Dn	Dn = bit position of 1 st 1 or offset + width	
BFINs ⁵		Dn,s{o:w}	-**00	s	-	d	-	-	-	d	d	d	d	-	-	low bits Dn → bit field at d	Insert low bits of Dn to bit field at d	
BFSF ⁵		d{o:w}	-**00	d	-	d	-	-	-	d	d	d	d	-	-	1 → bit field of d	Set all bits in bit field of destination	
BFTST ⁵		d{o:w}	-**00	d	-	d	-	-	-	d	d	d	d	-	-	set CCR with bit field of d	N = high bit of bit field, Z set if all bits 0	
BRA	BW ³	address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)	
BSET	B L	Dn,d #n,d	--*--	e ¹ d ¹	- -	d d	d d	d d	d d	d d	d d	d d	- -	- -	- s	NOT(bit n of d) → Z 1 → bit n of d	Set Z with state of specified bit in d then set the bit in d	
BSR	BW ³	address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SP); address → PC	Branch to subroutine (8 or 16-bit ± offset)	
BTST	B L	Dn,d #n,d	--*--	e ¹ d ¹	- -	d d	d d	d d	d d	d d	d d	d d	d d	d d	- s	NOT(bit Dn of d) → Z NOT(bit #n of d) → Z	Set Z with state of specified bit in d Leave the bit in d unchanged	
CHK	W	s,Dn	-*UUU	e	-	s	s	s	s	s	s	s	s	s	s	if Dn<0 or Dn>s then TRAP	Compare Dn with 0 and upper bound [s]	
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	0 → d	Clear destination to zero	
CMP ⁴	BWL	s,Dn	-****	e	s ⁴	s	s	s	s	s	s	s	s	s	s ⁴	set CCR with Dn - s	Compare Dn to source	
CMPI ⁴	WL	s,An	-****	s	e	s	s	s	s	s	s	s	s	s	s	set CCR with An - s	Compare An to source	
CMPI ⁴	BWL	#n,d	-****	d	-	d	d	d	d	d	d	d	-	-	s	set CCR with d - #n	Compare destination to #n	
CMPM ⁴	BWL	(Ay)+,(Ax)+	-****	-	-	-	e	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay	
DBcc	W	Dn,address ²	-----	-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn if Dn < -1 then addr → PC }	Test condition, decrement and branch (16-bit ± offset to address)	
DIVS	W	s,Dn	-***0	e	-	s	s	s	s	s	s	s	s	s	s	±32bit Dn / ±16bit s → ±Dn	Dn = [16-bit remainder, 16-bit quotient]	
DIVU	W	s,Dn	-***0	e	-	s	s	s	s	s	s	s	s	s	s	32bit Dn / 16bit s → Dn	Dn = [16-bit remainder, 16-bit quotient]	
EOR ⁴	BWL	Dn,d	-**00	e	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XOR d → d	Logical exclusive OR Dn to destination	
EORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	#n XOR d → d	Logical exclusive OR #n to destination	
EORI ⁴	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n XOR CCR → CCR	Logical exclusive OR #n to CCR	
EORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)	
EXG	L	Rx,Ry	-----	e	e	-	-	-	-	-	-	-	-	-	-	register ↔ register	Exchange registers (32-bit only)	
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)	
ILLEGAL			-----	-	-	-	-	-	-	-	-	-	-	-	-	PC → -(SSP); SR → -(SSP)	Generate Illegal Instruction exception	
JMP		d	-----	-	-	d	-	-	-	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination	
JSR		d	-----	-	-	d	-	-	-	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d	
LEA	L	s,An	-----	-	e	s	-	-	-	s	s	s	s	s	-	↑s → An	Load effective address of s to An	
LINK		An,#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	An → -(SP); SP → An; SP + #n → SP	Create local workspace on stack (negative n to allocate space)	
LSL LSR	BWL W	Dx,Dy #n,Dy d	***0*	e d -	- - -d	- - d	- - d	- - d	- - d	- - d	- - d	- - d	- - -	- - -	- s -	 	Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d 1 bit left/right (W only)	
MOVE ⁴	BWL	s,d	-**00	e	s ⁴	e	e	e	e	e	e	e	s	s	s ⁴	s → d	Move data from source to destination	
MOVE	W	s,CCR	=====	s	-	s	s	s	s	s	s	s	s	s	s	s → CCR	Move source to Condition Code Register	
MOVE	W	s,SR	=====	s	-	s	s	s	s	s	s	s	s	s	s	s → SR	Move source to Status Register (Privileged)	
MOVE	W	SR,d	-----	d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination	
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i.An)	(i.An,Rn)	abs.W	abs.L	(i.PC)	(i.PC,Rn)	#n			

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement											Operation		Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
MOVE	L	USP,An An,USP	-----	- -	d s	- -	- -	- -	- -	- -	- -	- -	- -	- -	- -	USP → An An → USP	Move User Stack Pointer to An (Privileged) Move An to User Stack Pointer (Privileged)
MOVEA ⁴	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d s,Rn-Rn	-----	- -	- s	d s	- -	d -	d s	d s	d s	d s	- s	- s	- -	Registers → d s → Registers	Move specified registers to/from memory (W source is sign-extended to L for Rn)
MOVEP	WL	Dn,(i,An) (i,An),Dn	-----	s d	- -	- -	- -	- -	d s	- -	- -	- -	- -	- -	- -	Dn → (i,An)...(i+2,An)...(i+4,An) (i,An) → Dn...(i+2,An)...(i+4,An)	Move Dn to/from alternate memory bytes (Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*0*0*	d	-	d	d	d	d	d	d	d	d	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	d	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d	d	-	-	0 - d - X → d	Negate destination with eXtend
NOP			-----	-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	---*00	d	-	d	d	d	d	d	d	d	d	-	-	NOT(d) → d	Logical NOT destination (1's complement)
OR ⁴	BWL	s,Dn Dn,d	---*00	e e	- -	s d	s d	s d	s d	s d	s d	s d	s d	- -	s ⁴ -	s OR Dn → Dn Dn OR d → d	Logical OR (ORI is used when source is #n)
ORI ⁴	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	d	-	-	#n OR d → d	Logical OR #n to destination
ORI ⁴	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	s	-----	-	-	s	-	-	s	s	s	s	s	s	-	↑s → -(SP)	Push effective address of s onto stack
RESET			-----	-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL ROR	BWL W	Dx,Dy #n,Dy d	---*0*	e d -	- - -	- - d	- - d	- - d	- - d	- - d	- - d	- - d	- - -	- - -	- s -		Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d l-bit left/right (W only)
ROXL ROXR	BWL W	Dx,Dy #n,Dy d	***0*	e d -	- - -	- - d	- - d	- - d	- - d	- - d	- - d	- - d	- - -	- s -		Rotate Dy, Dx bits L/R, X used then updated Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate destination l-bit left/right (W only)	
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR; (SP)+ → PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → CCR; (SP)+ → PC	Return from subroutine and restore CCR
RTS			-----	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dy,Dx -(Ay),-(Ax)	*0*0*	e -	- -	- -	- -	- e	- -	- -	- -	- -	- -	- -	- -	Dx ₁₀ - Dy ₁₀ - X → Dx ₁₀ -(Ax) ₁₀ - -(Ay) ₁₀ - X → -(Ax) ₁₀	BCD destination - BCD source - eXtend Z cleared if result not 0 unchanged otherwise
SCC	B	d	-----	d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then l's → d else 0's → d	If cc true then d.B = 11111111 else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn Dn,d	*****	e e	s d ⁴	s d	s d	s d	s d	s d	s d	s d	s d	- -	s ⁴ -	Dn - s → Dn d - Dn → d	Subtract binary (SUB) or SUBQ used when source is #n. Prevent SUBQ with #n.L
SUBA ⁴	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	An - s → An	Subtract address (W sign-extended to L)
SUBI ⁴	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	d	-	s	d - #n → d	Subtract immediate from destination
SUBQ ⁴	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	d	-	s	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e -	- -	- -	- -	- e	- -	- -	- -	- -	- -	- -	- -	Dx - Dy - X → Dx -(Ax) - -(Ay) - X → -(Ax)	Subtract source and eXtend bit from destination
SWAP	W	Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ↔ bits[15:0]	Exchange the 16-bit halves of Dn
TAS	B	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR; l → bit7 of d	N and Z set to reflect d, bit7 of d set to l
TRAP		#n	-----	-	-	-	-	-	-	-	-	-	-	-	s	PC → -(SSP);SR → -(SSP); (vector table entry) → PC	Push PC and SR, PC set by vector table #n (#n range: 0 to 15)
TRAPV			-----	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK		An	-----	-	d	-	-	-	-	-	-	-	-	-	-	An → SP; (SP)+ → An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR, * Unsigned, * Alternate cc)					
cc	Condition	Test	cc	Condition	Test
T	true	I	VC	overflow clear	IV
F	false	O	VS	overflow set	V
HI ^u	higher than	!(C + Z)	PL	plus	!N
LS ^u	lower or same	C + Z	MI	minus	N
HS ^u , CC ^a	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LO ^u , CS ^a	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	!Z	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

An Address register (16/32-bit, n=0-7)

Dn Data register (8/16/32-bit, n=0-7)

Rn any data or address register

BCD Binary Coded Decimal

PC Program Counter (24-bit)

↑ Effective address

#n Immediate data

SP Active Stack Pointer (same as A7)

¹ Long only; all others are byte only

² Assembler calculates offset

³ Branch sizes: **B** or **S** -128 to +127 bytes, **W** or **L** -32768 to +32767 bytes

⁴ Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

⁵ Bit field determines size. Not supported by 68000. EASY68K hybrid form of 68020 instruction

s Source,

d Destination

e Either source or destination

i Displacement

↑ Effective address

{a:w} offset:width of bit field

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set by operation's result, = set directly

- not affected, 0 cleared, 1 set, U undefined

Commonly Used Simulator Input/Output Tasks TRAP #15 is used to run simulator tasks. Place the task number in register D0. See Help for a complete description of available tasks. (cstring is null terminated)

0 Display n characters of string at (A1), n=D1.W (stops on NULL or max 255) with CR,LF	1 Display n characters of string at (A1), n=D1.W (stops on NULL or max 255) without CR,LF	2 Read characters from keyboard. Store at (A1). Null terminated. D1.W = length (max 80)	3 Display D1.L as signed decimal number
4 Read number from keyboard into D1.L	5 Read single character from keyboard in D1.B	6 Display D1.B as ASCII character	7 Set D1.B to 1 if keyboard input pending else set to 0
8 time in 1/100 second since midnight → D1.L	9 Terminate the program. (Halts the simulator)	10 Print cstring at (A1) on default printer.	11 Position cursor at row,col D1.W=ccrr, \$FF00 clears
13 Display cstring at (A1) with CR,LF	14 Display cstring at (A1) without CR,LF	15 Display unsigned number in D1.L in D2.B base	17 Display cstring at (A1) , then display number in D1.L
18 Display cstring at (A1), read number into D1.L	19 Return state of keys or scan code. See help	20 Display ± number in D1.L, field D2.B columns wide	21 Set font properties. See help for details