## Embedded Software

C++ programming in a Linux environment




# Agenda

- Code compilation whats to happen
  - source, object & library code to executable
- Build tool why?
- Make and how it works



# A crash course in compilation





# C++ programming in a Linux environment – g++

- You have everything you need: GNU development tools
- An example C++ program: Good old "Hello World!"

```
// hello.cpp
#include<iostream>
using namespace std;

int main()
{
   cout << "Hello World!" << endl;
   return 0;
}</pre>
```

To compile and run in a shell:

Invoke compiler **g++** to create executable **hello** from source file **hello.cpp** 

```
$ g++ -o hello
hello.cpp
$ ./hello
Hello World!
$
```



## Programming

This is a direct invocation of g++

You can use this on more complex programs

 Manually produce object files and manually combine to executable

```
Using flags
```

```
Debug
```



```
$ g++ -o hello
hello.cpp
```

```
$ g++ -c part1.cpp
$ g++ -c part2.cpp
$ g++ -o hello part1.o
part2.o
```

```
$ g++ -Iinc -Wall -ggdb -00 -pedantic -c part1.cpp
$ g++ -Iinc -Wall -ggdb -00 -pedantic -c part2.cpp
$ g++ -o hello part1.o part2.o
```

```
$ g++ -Iinc -Wall -02 -pedantic -c part1.cpp
$ g++ -Iinc -Wall -02 -pedantic -c part2.cpp
$ g++ -o hello part1.o part2.o
```



## **Building tool**

- Provides the ability to repeat and guarantee builds between builds
  - Reproducible results
  - Simplification of complexity
- Which one? Many exists
  - ▶ In this course
    - makefile the most used in the unix world
  - Others include
    - ant
    - scons
    - ▶ rake
    - CMake



## Programming - make

- Make is a scripting language in its own right
- make uses a makefile (default name is makefile) to determine dependencies, build rules, etc.

```
$ make [build_target]

$ make -f makefile.other
[build_target]
```

- Seeking help on make
  - http://www.cs.cmu.edu/cgi-bin/info2www?(make.info)Quick%20Reference



#### make, makefiles and rules

A makefile consists of rules of the following shape:

Prerequisites: Files that are needed as input to create the build target

Build target: Usually a file that must be generated (object file or executable)

```
target1 : prereq1 prereq2 ...
command1
command2
```

target2: prereq1 prereq2 ...
command1
command2

. . .

Commands: Actions that **make** carries out to build the target – can be any shell command, typically a compiler invocation

Invocation

Defaults to making first target in makefile(target1)

```
$ make
$ make target2
```

Makes a specific target



- make will recursively check if a target needs to be built
  - ▶ if a prerequisite is more recent than its target, the target must be rebuilt
  - rebuilds are based on specified dependencies
- If a build of a target is necessary, make will build it first...

```
target1: prereq1 prereq2 ...
command1
command2
target2: prereq1 prereq2 ...
command1
command1
command2
```



Minimal makefile for "Hello World"
 what will we see on console when we run "make"? Why?

```
hello: hello.o
g++ -o hello.o
hello.o: hello.cpp
g++ -c hello.o
hello.cpp
g++ -c hello.o
hello.world!
$
```



A more complex example

```
edit : main.o kbd.o command.o display.o
g++ -o edit main.o kbd.o command.o display.o

main.o : main.cpp defs.h
g++ -c main.cpp

kbd.o : kbd.cpp defs.h command.h
g++ -c kbd.cpp

command.o : command.cpp defs.h command.h
g++ -c command.cpp

display.o : display.cpp defs.h buffer.h
g++ -c display.cpp
```


What happens if we do…

```
$ make
$ make edit
$ make display.o
```



- Dependency tree for edit makefile
  - kbd.cpp has changed resulting in a rebuild of
    - ▶ kbd.o
    - edit

 If defs.h is changed a rebuild of all would be necessary





## make using variables & pattern matching rules

- Makefiles can use variables to simplify reading
  - Using variables simplifies reading and future changes/extension

OBJECTS defines object files by means of SOURCES, where ".cpp" is replaced by ".o"

```
SOURCES=main.cpp kbd.cpp cmd.cpp disp.cpp
OBJECTS=${SOURCES:.cpp=.o}
EXECUTABLE=edit
CXX=g++
CXXFLAGS=-ggdb -I.
%.o: %.cpp
    ${CXX} -c -o $@ $^ ${CXXFLAGS}

${EXECUTABLE}: ${OBJECTS}
    ${CXX} -o $@ $^
```



## make using variables & pattern matching rules

Makefiles can be used to perform "service tasks" by running normal shell

commands

```
SOURCES = main.cpp kbd.cpp cmd.cpp disp.cpp
                          OBJECTS = ${SOURCES:.cpp=.o}
                          EXECUTABLE=edit
                          INSTALL_DIR=/home/me/exec
                          CXX=q++
                          ${EXECUTABLE}: ${OBJECTS}
                             ${CXX} -o $< $@
                          clean:
                             rm ${EXECUTABLE} ${OBJECTS}
make clean
make install
                          install:
                             cp ${EXECUTABLE} ${INSTALL_DIR}
make run
                          run:
                              ${INSTALL_DIR}/${EXECUTABLE}
```

