Analog IC Design: Project - Part 2

Spring 2018

Contents

1	\mathbf{Obj}	jective
	1.1	Primary Tasks
	1.2	Circuit Requirements
	1.3	Custom MOSFETS
		1.3.1 Problems Encountered
2	Init	cial Circuit
3	Dot	uble ended Cascoded Amplifier
	3.1	Gain Equation
	3.2	Calculating Drain Current I_d
	3.3	Finding Biasing Voltage
		3.3.1 NMOS Biasing Voltage
		3.3.2 PMOS Biasing Voltage
	3.4	Calculating R_D
	3.5	Current Source $\frac{W}{L}$
	3.6	Circuit Design
4	Sing	gle-Ended Output
5	Cor	nclusion

1 Objective

In part 1 of this project we designed a Operational-Amplifier from scratch. This was done by following a step by step incremental process. This allows for the understanding of each component of the circuit before moving forward to more complicated steps. In continuation of that theme we are going to take that previously constructed circuit and cascade it to increase its overall gain. After that is accomplished we will then attempt to cascade it again but with a single ended output.

1.1 Primary Tasks

The purpose of this project can be simplified into to primary tasks as given.

- 1. Determining the biasing circuit configuration
- 2. Designing/calculate all the MOSFETs parameters to achieve the desired amplifier specifications.

1.2 Circuit Requirements

The following are given circuit requirements that will be adhered to.

- 1. Do whatever modifications necessary to your circuit in the first part to cascode the differential stage, as shown in figure 9.13(a) in the textbook.
- 2. The new differential gain should be equal to 104 (with a tolerance of no more than 20%, but the gain should be at least 104)
- 3. Allowed 1 resistor (to be placed outside the IC), any number of n-type and p-type enhancement mode MOSFETS.
- 4. Allowed a maximum of 2 power supplies (excluding the test input signal source of course)
- 5. λ for all MOSFETS should be at least 0.02
- 6. W and L should be at least 1m (assuming a 1m technology).

1.3 Custom MOSFETS

We will be using the MOSFETs that were designated in part one of the project. They are as follows

NMOS

```
.SUBCKT enmos001 1 2 3 M 1 2 3 3 enmos001 .MODEL enmos001 NMOS (KP = 500E-6 VTO = 1 LAMBDA = 0.02 W=2u L=1u)
```

.ENDS enmos001

• PMOS

```
.SUBCKT enmos<br/>002 1 2 3 M 1 2 3 3 enmos
002 .MODEL enmos
002 PMOS (KP = 500E-6 VTO = 1 LAMBDA = 0.02 W=2u L=1u) .<br/>ENDS enmos
002
```

Using Multisim's component wizard we can import this settings and create custom MOS-FETs for use in our simulation.

1.3.1 Problems Encountered

In part one of the project the above MOSFETs where causing wild variations in readings, switching to Multisim 14 helped to solved those problems. Multisim 14 was also used in part two of the project to prevent further issues.

2 Initial Circuit

The circuit designed in the previous project is as follows. The sections are colored to show the purpose of each area of the circuit. This is the circuit that will be cascoded for this project. In its current state the gain acheived is 100.

VDD VS

N_MOS***

VDD VS

VDD VG

VG1

N_MOS***

VS

VI_P MOS**

VI_P MOS**

VI_P MOS***

VS

VI_P MOS***

VS

VI_P MOS***

VS

VI_P MOS***

VI_P MOS**

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS**

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS**

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS**

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS***

VI_P MOS**

VI_P MOS*

Figure 1: Project: Part 1

3 Double ended Cascoded Amplifier

To design an amplifier to work in a cascoded configuration we must calculate several values, including biasing voltages, drain current, and a new resistance value.

3.1 Gain Equation

Before we can start solving for other parts of the circuit we need to go ahead and find a equation for the gain of our circuit. From the book we can see that the gain can be obtained by the differential-half circuit of the cascoded amplifier, it is as follows

$$A_d \equiv \frac{V_{od}}{V_{id}} = g_{m1}(R_{on}||R_{op})$$

where

$$R_{on} = (g_{m3}r_{o3})r_{o1}$$

and

$$R_{op} = (g_{m5}r_{o5})r_{o7}$$

with those equations and our equation for transconductance

$$g_m = \sqrt{2k_nI_D}$$

we can begin to solve for A_D knowing that all mosfets have the same parameters.

$$R_{on} = \frac{1}{\lambda I_D} \frac{1}{\lambda I_D} g_m$$

$$R_{on} = \frac{1}{\lambda^2 I_D^2} g_m$$

$$R_{on} = \frac{1}{\lambda^2 I_D^2} \sqrt{2k_n I_D}$$

$$R_{on} ||R_{op} = \frac{1}{2} \frac{1}{\lambda^2 I_D^2} \sqrt{2k_n I_D}$$

Now we take $R_{on}||R_{op}$ and plug it into our gain equation $A_d \equiv \frac{V_{od}}{V_{id}} = g_{m1}(R_{on}||R_{op})$

$$A_d = \frac{1}{2} \frac{1}{\lambda^2 I_D^2} \sqrt{2k_n I_D} \sqrt{2k_n I_D}$$

which simplifies to our gain equation,

$$A_d = \frac{k_n}{\lambda^2 I_D}$$

3.2 Calculating Drain Current I_d

With the given constants $k_n = k_p = .5m$ and $\lambda = .02$ we can effectively solve for I_D using the gain equation and $A_d = 10000$

$$A_d = \frac{k_n}{\lambda^2 I_D}$$

$$I_D = 250 \mu A$$

3.3 Finding Biasing Voltage

In order to ensure that all MOSFETs are operating in saturation, we need to find the gate voltage that will cause saturation. We must do this process for both NMOS and PMOS.

3.3.1 NMOS Biasing Voltage

Using the current equation

$$I_D = \frac{1}{2}k_n(V_G - V_S - V_t)^2(1 + \lambda V_{ds})$$

we can solve for V_G using constants and deriving constants. For V_{DS} we will use $V_g + 8$ and for V_S we will use 8v

$$250\mu = \frac{1}{2}.001(V_G + 7)^2(1 + .02(V_G + 8))$$

Solving Through gives us

$$0 = .02V_G^3 + 1.44V_G^2 + 17.22V_G + 56.34$$

$$V_G = -58, -6.3, -7.7$$

The first value of V_G -58 can be immediately disregarded from the extranous solutions due to its extreme variation from the normal values. From simulation the value arrived at is

$$V_{Gn} = -6.3V$$

for the bottom biasing NMOS.

3.3.2 PMOS Biasing Voltage

To find the PMOS biasing voltage we go through the same process but using our above value of V_G as our V_S . Once resolved the value that we arrive at is

$$V_{Gp} = -5.2V$$

3.4 Calculating R_D

We can now find R_D using the values calculated.

$$R_D = \frac{8 + 5.2}{.00025} \approx 53K\Omega$$

3.5 Current Source $\frac{W}{L}$

Knowing that our W/L for each of our branches results in a current of $250\mu A$ and that it is related directly to current we can double L to obtain an I of $500\mu A$ This results in our current source NMOS to have a ratio of $\frac{4}{1}$

3.6 Circuit Design

The final circuit design is as follows.

VDD VDD VG3 U18 P_MOS PR3 P_MOS P MOS VG4 U17 PR1 s): 2.00 V F-Ref1 U5 U16 N_MOS N_MOS* N_MOS* VDD V: 2.91 V U7 V(p-p): 449 uV U3 U6 V(rms): 2.91 V V(dc): 2.91 V R1 ≥53kΩ N MOS** N_MOS* V2 .225mVpk 225mVpk 1kHz 1kHz 0° N_MOS N_MOS U10 N_MOS*** U9 U11 N MOS N_MOS N_MOS**** vss

Figure 2: Project: Part 2 Circuit Design

Each NMOS and PMOS to the left of the cascoded amplifier acts to bias the corresponding




Figure 3: Offsetting input voltages

MOSFETs on the right. This ensures that all MOSFETs operate in saturation to acheive a correct gain of $\approx 10k$

The NMOS U3 in the figure when connected directly to the small-singal input causes convergence errors, its purpose is to create a biasing voltage for U7, the way that I solved this error is to apply the offset directly to the two input signal as seen in Figure 3.

4 Single-Ended Output

Now that we have cascoded out amplifier successfully we can continue our design process to now add another amplifier with a gain of 10 to a single ended output.

We must also keep in mind that this amplifier because it is single-ended must produce a gain of 20 that will be reduced by half.

5 Conclusion

The project so far has been challenging but rewarding. In terms of progress so far, by chopping the assignment into pieces and individual circuits it made tackling the final circuit that much easier. The Differential amplifier using the given transistors does in fact work, which on its own is very satisfying. I look forward to continuing and completing the design.