

specify design
generator

```
graph TD; A[specify design generator] --> B[write generator (chisel+scala)]; B --> C[generate verilog]; C --> D[verify]; D --> E[synthesize and layout];
```

write generator
(chisel+scala)

generate
verilog

verify

synthesize
and layout