

Hierarchically defines
structure and function
of circuit.

Specification

```
graph TD; A[Specification] --> B[Simulation]; A --> C[Synthesis];
```

Simulation

Verification: Does the design
behave as required with regards
to function (and timing, and
power consumption)?

Synthesis

Maps design to resources of
implementation platform
(FPGA or ASIC).