Bihar Engineering University, Patna

B.Tech 4th Semester Examination, 2024

Course : B.Tech *Time: 03 Hours*
Code : 105401 *Subject: Computer Organization & Architecture* *Full Marks: 70*

Instructions:-

(i) The marks are indicated in the right-hand margin
*(ii) There are **NINE** questions in this paper.*
*(iii) Attempt **FIVE** questions in all.*
(iv) Question No. 1 is compulsory.

Q.1 Choose the correct answer of the following (any seven question only): **[2 x 7 = 14]**

(a) What is the first step in the instruction execution cycle?
(i) Decode (ii) Execute
(iii) Fetch (iv) Store

(b) What is the advantage of carry look-ahead adders over ripple carry adders?
(i) Simplicity in design
(ii) Increased latency
(iii) Reduced power consumption
(iv) Faster addition by reducing carry propagation delay

(c) Which type of control unit is faster but more difficult to modify?
(i) Hardwired Control Unit
(ii) Microprogrammed Control Unit
(iii) Cache Control Unit
(iv) Memory Management Unit

(d) Which of the following I/O transfer methods involves the CPU polling the device until data is ready?
(i) DMA (ii) Interrupt-driven I/O
(iii) Program-controlled I/O (iv) Asynchronous I/O

(e) What does a branch prediction mechanism in a CPU help reduce?
(i) Data hazards (ii) Structural hazards
(iii) Control hazards (iv) Clock cycle delays

(f) Which of the following is NOT a type of parallel processor architecture?
(i) SIMD (ii) SISO
(iii) MIMD (iv) Multi-core

(g) Which cache replacement algorithm removes the least recently used block?
(i) FIFO (ii) LFU
(iii) LRU (iv) Random Replacement

(h) Which technique is used to handle data hazards in pipelining?
(i) Increasing memory size (ii) Instruction scheduling
(iii) Parallel processing (iv) Increasing clock speed

(i) _____addressing mode directly specifies the operand within the instruction?
(i) Direct Addressing (ii) Immediate Addressing
(iii) Indirect Addressing (iv) Indexed Addressing

© Apna BEU

Apna BEU: Syllabus, PYQs & AI
All-in-One app for Syllabus, PYQs, Result, Attendance and more.
GET IT ON Google Play

(j) A computer with 32 bit wide data bus uses 4K X 8 static RAM memory chips. What is smallest memory that this computer have?

(i) 32K (ii) 16K
(iii) 8K (iv) 24K

Q.2 (a) Describe the instruction execution cycle in a CPU. Explain some key features of the x86 architecture [7]

(b) Explain different addressing modes in a CPU with an examples. [7]

Q.3 (a) Explain the Addition and Subtraction Algorithm with the help of flowchart. [7]

(b) What is a Carry-look ahead fast adder? Draw the circuit of an 8-bit carry-look ahead adder using 4-bit carry look ahead adder. [7]

Q.4 (a) Explain different cache replacement algorithms used in memory management. [7]

(b) What are the different types of Registers? With the diagram show how the basic computer register connected to a common Bus. [7]

Q.5 (a) Illustrate what are the challenges associated with concurrent access to memory in parallel processing? [7]

(b) Describe different cache coherence protocols used in parallel processors. [7]

Q.6 (a) A non-pipeline system takes 50ns to process a task. The same task can be processed in a six-segment pipeline with a clock cycle of 10ns. Determine the speedup ratio of the pipeline for 100 task. [7]

(b) What are pipeline hazards? Explain different types of hazards in pipelining. [7]

© Apna BEU

Q.7 Explain Booth's algorithm for multiplication with the help of flowchart. Provide an example for its implementation. [14]

Q.8 Describe different types of Input/Output transfers. Explain how data transfer take place through DMA. [14]

[7 x 2 =14]

Q.9 Write short notes on ***any two*** of the following:-

(a) RISC and CISC processor
(b) fixed and floating point representations
(c) I/O device interfaces
(d) Instruction Set Architecture

Apna BEU: Syllabus, PYQs & AI
All-in-One app for Syllabus, PYQs, Result, Attendance and more.
GET IT ON Google Play