Bihar Engineering University, Patna

B.Tech 8th Semester Examination, 2025

Course: B.Tech
Code: 105816

Subject: Embedded Systems

Time: 03 Hours
Full Marks: 70

Instructions:-

(i) *The marks are indicated in the right-hand margin*
(ii) *There are NINE questions in this paper*
(iii) *Attempt FIVE questions in all.*
(iv) *Question No. 1 is compulsory.*

Q.1 ***Choose the correct answer the following (Any seven question only):-*** **[2 x 7 = 14]**

(a) Which of the following processors can perform exponential, logarithmic and trigonometric functions?
(i) 8086 (ii) 8087
(iii) 8080 (iv) 8088

(b) How many stack register does an 8087 have?
(i) 4 (ii) 8
(iii) 16 (iv) 32

(c) How are negative numbers stored in a coprocessor?
(i) 1's complement (ii) 2's complement
(iii) decimal (iv) gray

(d) How is memory accessed in RISC architecture?
(i) load and store instruction (ii) opcode instruction
(iii) memory instruction (iv) bus instruction

(e) Princeton architecture is also known as :
(i) a) Harvard architecture (ii) b) Von Neumann architecture
(iii) c) RISC (iv) d) CISC

(f) What is the use of address bus?
(i) to provide data to and from the chip (ii) to select a specified chip
(iii) to select a location within the memory chip (iv) to select a read/write cycle

(g) Which of the following can affect the long distance communication?
(i) clock (ii) resistor
(iii) inductor (iv) capacitor

(h) What is the use of address bus?
(i) to provide data to and from the chip (ii) to select a specified chip
(iii) to select a location within the memory chip (iv) to select a read/write cycle

(i) Which of the following can transfer multiple bits of data simultaneously?
(i) serial port (ii) sequential port
(iii) concurrent unit (iv) parallel port

(j) Which is the most basic non-volatile memory?
(i) Flash memory (ii) PROM
(iii) EPROM (iv) ROM

CONFIDENTIAL DOCUMENT BEC-165 @ 22-05-2025 10:34:16
© Apna BEU

Apna BEU: Syllabus, PYQs & AI
All-in-One app for Syllabus, PYQs, Result, Attendance and more.
GET IT ON Google Play

Q.2 (a) With a neat sketch explain ARM programming model. What do you mean by pipelining? Briefly discuss about five stage pipeline in ARM. [7]

(b) Discuss the co-processor Register transfer instructions. Why the instruction cannot be used for Register transfer of CP15 co-processor? Justify. [7]

Q.3 (a) With a neat diagram discuss set associate cache and fully associative cache. [7]

(b) What are the different types of memories used in embedded system design? Explain each with examples. [7]

Q.4 (a) Difference between instruction set and thumb instruction set with suitable example. [7]

(b) What are the different types of timing analyses techniques? Discuss them in detail. [7]

Q.5 (a) Differentiate between memory protection unit(MPU) and memory management unit(MMU). [7]

(b) What is compilation? What are the different types of compilation? Discuss them in detail. [7]

Q.6 (a) Discuss the use of controllers in embedded systems. [7]

(b) Formulate necessary code using ARM assembly language program for creating a delay. [7]

Q.7 (a) Explain various data processing instruction with their syntax . [7]

(b) Draw and compare von-Neumann and Harvard architecture. [7]

Q.8 (a) How can you improve performance by scheduling of load instructions? Explain it in detail. [7]

(b) Discuss about the ARM C compiler and its optimization techniques. [7]

Q.9 Write short notes on ***any two*** of the following:- [7 x 2 = 14]

(a) CPU performance & Power Consumption trade-off

(b) SHARC Architecture

(c) Component Interfacing

(d) Linking

CONFIDENTIAL DOCUMENT FDC-165 @ 22-05-2025 10:34:16
© Apna BEU

Apna BEU: Syllabus, PYQs & AI
All-in-One app for Syllabus, PYQs, Result, Attendance and more.
GET IT ON Google Play