Why can't we keep increasing clock rates? 1We are reaching practical limits of pipeline depth 2Wire delays are dominating clock cycles 3Faster clocks more power consumption

•Latency(response time) -time (sec) required to access (find) data in specified location •Bandwidth (BW)(throughput) -transmission rate of bits/bytes (data) Common units: bits/sec (bps) •Access time: latency + (block size)/bandwidth

Temporal locality: the property of most programs that if a given memory location is referenced, it is likely to be referenced again, "soon." Spatial locality: if a given memory location is referenced, those locations near it numerically are likely to be referenced "soon."

Vector processors have high-level operations that work on linear arrays of numbers: "vectors"

Fault-Tolerance: the system can provide services even in the presence of faults

 ${}^\bullet IC = Instruction \ Count \ \# \ of \ instructions \ in \ program \ being \ executed$ **CPU Time Texe** Texe=(IC)(CPI)(Tc)• CPI = Cycles Per Instruction Average # of cycles required to process each instruction •Tc= clock cycle time Amount of time required to execute one clock cycle

$$|Speedup = \frac{Exec\_Time_{old}}{Exec\_Time_{new}} \qquad Speedup = \frac{1}{(1-F) + \frac{F}{Speedup_{Enhanced}}} \qquad Cap stores charge Q = C_{out}V_{DD} = CV$$

$$= \frac{Exec\_Time_{old}}{Exec\_Time_{new}} \qquad Speedup = \frac{1}{(1-F) + \frac{F}{Speedup_{Enhanced}}} \qquad Cap stores charge Q = C_{out}V_{DD} = CV$$

$$= \frac{1}{(1-F) + \frac{F}{Speedup_{Enhanced}}} \qquad Energy stored is \frac{1}{2}CV^2$$

$$= \frac{1}{(1-F) + \frac{F}{Speedup_{Enhanced}}} \qquad Scaling dynamic power$$

- Power = Energy / time
- So  $P = \left[\frac{1}{2}CV^2\right]/T$
- Let  $\alpha$  = activity factor
- Frequency f = 1/T

 $-P_{dyn} = \alpha C V_{DD}^2 f$ 

• Then, dynamic power equation is

- $P_{dynamic} = \alpha C V_{DD}^2 f$
- $\bullet\,$  C and  $\rm V_{DD}$  scale 1/S and f scales S. Hence P<sub>dynamic</sub> scales like 1/S<sup>2</sup>
- Number of transistor in unit area grow S<sup>2</sup>
- Hence power density (power/area) stays constant with scaling

A system fails when it cannot meet its

promises (specifications)

An error is part of a system state that may lead to a failure

A fault is the cause of the error

So  $P_{DC} = V_{DD}I_{DDQ}$ Usually,  $I_{DDQ}$  is very small (~ 1 pA per gate) so

Real FET's - small leakage current exists

- I<sub>DDQ</sub> = quiescent leakage current

constrained environments - Task executed at  $\frac{1}{2}$  speed but  $\frac{1}{4}$  power means  $\frac{1}{2}$  the

Dynamic power:

### - 2X battery life! Module reliability

energy  $(2T * \frac{1}{4} P = \frac{1}{2} E)$ 

- Mean time to failure (MTTF)

Energy is good metric in battery

- Mean time to repair (MTTR)
- Mean time between failures (MTBF) = MTTF +

We are given a code sequence that will have 4

data bits (original information), with 3 check

- Bits a<sub>1</sub>, a<sub>2</sub>, a<sub>4</sub> are the *check bits* (powers of 2)

 $a_1 a_2 a_3 a_4 a_5 a_6 a_7$ 

bits added, to form the following 7-bit

- Availability = MTTF / MTBF

sequence:  $a_1a_2a_3a_4a_5a_6a_7$ 

Compiled MIPS code:

- The other bits are the data bits

Failures in Time (FIT)

- Rate of failures per billion hours
- MTTF = 109/FIT

R(t) = probability that component survives up to time t

 $R(t) = N_s(t)/N$ , where

- $-N_s(t)$  = number of components that survived up to
- N = total number of components

Q(t) = probability that component fails up to time t = 1 - R(t)

The check bit is set so that the total number of 1's in the bit sequence is even (even parity):

 $\mathbf{a}_1 = \mathbf{a}_3 \oplus \mathbf{a}_5 \oplus \mathbf{a}_7$  $\mathbf{a}_2 = \mathbf{a}_3 \oplus \mathbf{a}_6 \oplus \mathbf{a}_7$  $a_4 = a_5 \oplus a_6 \oplus a_5$ 

If we send data bits 1101 (a<sub>3</sub>a<sub>5</sub>a<sub>6</sub>a<sub>7</sub>), then the check bits are

 $a_1 = 1 \oplus 1 \oplus 1 = 1$  $a_1 = 1 \oplus 0 \oplus 1 = 0$  $a_4^2 = 1 \oplus 0 \oplus 1 = 0$ 

So transmitted message is 1010101

# MIPS is Big Endian Big Endian

		_		
Byte Address	0	1	2	3
Data	AB	CD	12	34

#### Little Endian

Byte Address	0	1	2	3
Data	34	12	CD	AB

When message is received, the check bits are examined as

 $e_1 = a_1 \oplus a_3 \oplus a_5 \oplus a_7$   $e_2 = a_2 \oplus a_3 \oplus a_6 \oplus a_7$  $e_A = a_A \oplus a_5 \oplus a_6 \oplus a_7$ 

The bit that is in error is found by  $4e_4 + 2e_7 + e_1$ 

Assume that we receive our previous message as 1011101

bit = 4 + 0 + 0 = 4, so bit 4 is incorrect - change from 1 to 0

 $e_1 = 1 \oplus 1 \oplus 1 \oplus 1 = 0$  $e_1 = 0 \oplus 1 \oplus 0 \oplus 1 = 0$  $e_4^2 = 1 \oplus 1 \oplus 0 \oplus 1 = 1$ 

Character (8 bits)Half word (16 bits)Word (32 bits)Single-precision floating point (32 bits)Double-precision floating point (64 bits) Memory size 210= 1 K (kilo) 2^20= 1 M (mega) 2^30= 1 G (giga) 2^40= 1 T (tera) 2^50 = 1 P (peta) 1 B (byte) = 8 b (bits)

CPU word size = w Typical: w = 16 or 32 bits •Memory word size = s Typical: s = 8 bits (memory is byte-addressable)

- Index 8 requires offset of 32

C code: C code: A[12] = h + A[8];f = (g + h) - (i + j); g = h + A[8];- h in \$s2, base address of A in \$s3 - g in \$s1, h in \$s2, base address of A in \$s3 - f, ..., j in \$s0, ..., \$s4 Compiled MIPS code: Compiled MIPS code:

add \$t0, \$s1, \$s2 4 bytes per word add \$t1, \$s3, \$s4 lw \$t0, 32(\$s3) # load word add \$s1, \$s2, \$t0 sub \$s0, \$t0, \$t1

lw \$t0, 32(\$s3) # load word add \$t0, \$s2, \$t0 sw \$t0, 48(\$s3) # store word

- Index 8 requires offset of 32

**Unsigned Binary Integers** Given an n-bit number Range: 0 to +2^n - 1 Using 32 bits: 0 to +4,294,967,295

Given an n-bit number Range: - 2n - 1to +2n - 1 - 1 Using 32 bits - 2,147,483,648 to +2,147,483,647 Signed Some specific numbers 0:0000 0000 ... 0000 -1:1111 1111 ... 1111 Most-negative:1000 0000 ... 0000 Most-positive:0111 1111 ... 1111

**Signed Negation** Complement and add 1

Sign Extension +2: 0000 0010 => 0000 00000000 0010 -2: 1111 1110 => 1111 1111111 1110 Register numbers \$t0 -\$t7 are reg's 8 -15 \$t8 -\$t9 are reg's 24 -25 \$s0 -\$s7 are reg's 16 -23

#### MIPS R-format Instructions

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

#### Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)

#### R-format Example

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

shamt: how many positions to shift

-sr1 by *i* bits divides by  $2^i$  (unsigned only)

- Shift left and fill with 0 bits

– s11 by i bits multiplies by 2<sup>i</sup>

- Shift right and fill with 0 bits

0000010001100100100000000100000, = 02324020,

Shift left logical

Shift right logical

#### 0000 1000 1100 0 4 0100 0001 5 0101 9 1001 d 1101 2 0010 6 0110 1010 1110 а е 0011 0111 b 1011 1111

Example: eca8 6420

1110 1100 1010 1000 0110 0100 0010 0000

## Shift Operations

ор	rs	rt	constant or address
6 hits	E hite	E bite	16 bits

Immediate arithmetic and load/store instructions

MIPS I-format Instructions

- rt: destination or source register number
- Constant: -215 to +215 1
- Address: offset added to base address in rs

## **NOT Operations**

- Useful to invert bits in a word
- Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
- a NOR b == NOT ( a OR b )

nor \$t0, \$t1, \$zero -\$t1 0000 0000 0000 0000 0011 1100 0000 0000 \$to 1111 1111 1111 1100 0011 1111 1111

## Conditional Operations

Branch to a labeled instruction if a condition is

- Otherwise, continue sequentially

beq rs, rt, L1

- if (rs == rt) branch to instruction labeled L1;

bne rs, rt, L1

- if (rs != rt) branch to instruction labeled L1;

j L1

- unconditional jump to instruction labeled L1

### Steps required

1. Place parameters in registers

rd shamt

Procedure Calling

funct

- 2. Transfer control to procedure
- 3. Acquire storage for procedure
- 4. Perform procedure's operations
- 5. Place result in register for caller
- 6. Return to place of call

- \$a0 \$a3: arguments (reg's 4 7)
- \$v0, \$v1: result values (reg's 2 and 3)

Register Usage

- \$t0 \$t9: temporaries
  - Can be overwritten by callee
- \$s0 \$s7: saved
  - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)

PCSrc: 0: PC <= PC + 4 1: PC = PC + 4 + offset

RegWrite: 0 none 1: R[Write register] <= Write data

ALUSrc: 0: 2<sup>nd</sup> Alu <= Read data 2 else Sign-extend constant MemWrite: 0: none else Mem[address] <= Write Data MemRead: 0: none else read Data <= Mem[address]

MemtoReg: 1 Write data <= Read data else Write data <= Alu result

Recall that execution time = (instruction count)(CPI)(clock cycle time)

Also, clock rate = 1/(clock cycle time

We are given clock rate = 2 GHz = 2 x 109 Hz = 2 x 109 cycles/sec

CPI (cycles/instruction) = 2 Instruction count (IC) = 10<sup>s</sup>

Thus

Execution time =  $\frac{(IC)(CPI)}{clock\ rate} = \frac{(10^9)(2)}{2 \times 10^9}$ = 1 sec

lw \$t1,OFFSET(\$t2)

Read Register 1 rs = \$t2

Write Register rt = \$t1

Control signal RegDst= Oresult stored in register specified by rt

second ALU input is Sign-Extended address from instruction ALUSrc = 1

ALU Operation = 0010add

ALU Result = Read Data 1 + sign-extended OFFSET value

MemRead = 1Read data from Data Memory

MemtoReg= 1ALU Result becomes Data Memory address.

RegWrite= 1write ALU Result to register specified by rt

Read Data passes back to Write Data in registers.

beq \$t1, \$t2, OFFSET

Read Register 1 rs = \$t1 ALUSrc = Osecond ALU input is Read Register 2

ALU Operation = 0110sub

Add ALU gets PC + Sign-extended OFFSET shifted left by 2

If R[t1] = R[t2], ALU Zero = 1 and PCSrc = 1

PC Add ALU result

Else, PCSrc = 0

PC + 4 PC

Read Register 2 rt = \$t2

It takes 5 days = 5 (24 hours/day) = 120 hours to get the system running again = MTTR

Availability = 
$$\frac{MTTF}{MTTF + MTTR} = \frac{10^6}{10^6 + 120} = 0.999880$$

$$\begin{split} P_{dynamic} &= \alpha C V_{dd}^2 f = (0.25)(200 \times 10^{-15})(5)^2 (4 \times 10^9) = (0.25)(4)(200)(25)(10^{-15})(10^9) \\ &= (200)(25)(10^{-6}) = (5 \times 10^3)(10^{-6}) = 5 \times 10^{-3} = \textbf{5 mW} \end{split}$$

bne instruction is located at address 100CH in memory. After it is fetched, the program counter is incremented by 4 (PC = 100CH + 4H = 1010H)

Target address = PC + 4(offset)Target address = 1000H (address of LOOP label)

PC = 1010H So, offset = (target address - PC) / 4 = (1000H - 1010H)/4 = -16/4 = -4