## EEE415 Spring 2024/25 Homework 3

This report consists of two parts, in the first part the design proces of the amplifier is provided by focusing on theoratical background, schematic implementation and simulation. In the second part layout of the amplifier is designed and DRC, LVS simulations are performed.

## Part 1

It is desired to implement an cascode amplifier with pmos loads. We are given a gain bandwidth spec, also it is desired to centert the output voltage around 0.9V Moreover, only one DC voltage souce is permittedd which is fixed to 750mV with the  $50\mu$ A current flowing through the amplifier branch as provided in the intstructions. The design is initialized by aiming to center the voltrage at 0.9V.

Centering the output around 0.9V is achieved by building the amplifier branch from bottom to top. For if Figure 1 is taken as the reference, for the initial step a 0.45V test voltage is applied to drain of M0 and the width of the transistor is determined by sweeping width with respect to ids and the width that intersects witht the 50Ua is selected as the width of the related transistor. This porcess is carried out until vdd node is reached, in other words in the design the source of M1, M2, M3 are determined to be 0.45V, 0.9V, 1.35V respectively. The test biasing voltages are applied according to the SAT conditions of the transistors. The finalized values for biasing voltages can be observed accordingly.

$$\begin{split} V_{G_3} &> 1.35 V - |V_{tp}| \\ V_{G_2} &> 0.9 V - |V_{tp}| \\ 0.9 V + V_{th} &> V_{G_1} \\ V_{S_1} + V_{th} &> 0.75 V \end{split}$$




Figure 1 Test circuit schematic for biasing

In order to obtain the biasing voltages a biasing network should be created. For three bias voltages three different branch with the same reference current ( $10\mu A$ ) is implemented. For the biasing branches different and appropriate biasing topologies are implemented (for instance low voltage cascode) and size of the transistors are determined by sweeping with respect to the voltage value. In Figure 2, it can be observed that the biasing voltages are successfuly obtained with centered output voltage of 825mV. DC operating points of the transistors are also provided in which ids and other transistor parameters can be observed.




Figure 2 Complete schematic for the amplifier

		00/11/114611 132113		
tring	OP("/M17" "??")	string	OP("/M16" "??")	
ęds	12 . 14u	gds	6.999u	
gm	394u	gm	222.6u	
id	-46.57u	id	-46.57u	
ids	-46.57u	ids	-46.57u	
isub	-1.748a	isub	-2.365a	
ron	8.526K	ron	12.41K	
vbs	578m	vbs	0	
/ds	-397m	vds	-578m	
vdsat	-204.3m	vdsat	-315.3m	
vgs	-1.05	vgs	-997.7m	
vth	-852.4m	vth	-617.3m	
signal	OP("M17.m1" "??")	signal	OP("M16.m1" "??")	
peff	2.389m	beff	643.4u	
oetaeff	2.269m	betaeff	765.9u	
bb	14.04f	cbb	7.174f	
bd	-5.24f	cbd	-2.547f	
cbdbi	-2.087a	chdbi	-2.743a	
bg	-1.582 f	cbg	-749a	
bs	-7.22f	cbs	-3.878f	
bsbi	-1.462 f	cbsbi	-765.5a	
db	-5.254f	cdb	-2.549f	
cdd	7.337f	cdd	3.412 f	
ddbi	34.82a	cddbi	11.8a	
dg	-2.111f	cdg	-868.2a	
ds	27.48a	cds	5.221a	
cgb	-956.2a	cgb	-409.5a	
cgbov1	0	cgbov1	-409.3a	
gd	-2.031f	cgd	-853.4a	
gdbi	32 . 61 a	cgdbi	2.551a	
gdovl	2.064f		2.551a 856a	
88	11.98f	cgdov1		
eggbi	7.85f	cgg	5.123f	
-ne	9 QQ f	cggbi	3.411f	

Figure 3 DC operating points for pmos transistors

string	OP("/M14" "??")	string	OP("/M19" "??")	
gds	21.97u	gds	17.71u	
gm	422 . 6u	gm	515.9u	
id	46 . 57u	id	46.57u	
.ds	46 . 57u	ids	46.57u	
.s ub	467.1a	isub	559.4a	
on	8.09K	ron	9.627K	
/bs	-448.3m	vbs	0	
ds	376.7m	vds	448.3m	
/ds at	138.1m	vdsat	113.7m	
/gs	951.7m	vgs	750m	
/th	801.2m	vth	642.5m	
ignal	OP("M14.m1" "??")	signal	OP("M19.m1" "??")	
eff	4.109m	beff	8.065m	
etaeff	3.992m	betaeff	6.189m	
bb	5.306f	cbb	9.053f	
bd	-2.094f	cbd	-3.351 f	
bdbi	5.657a	cbdbi	12 . 42 a	
bg	-475.4a	cbg	-866.7a	
bs	-2.737f	cbs	-4.835f	
bsbi	-429.5a	cbsbi	-921.3a	
db	-2.103f	cdb	-321.3d	
dd	2.741f	cdd	4.447f	
ddbi	7.137a	cddbi	4.341a	
dg	-645.2a	cdg	-1.09f	
ds	7.713a	cds	9.957a	
gb	-410.3a	cgb	-755.8a	
gbovl	0	cgbovl	-733.88	
gd	-601.4a	cgd	-1.036f	
gdbi	32 . 19a	cgdbi	42 . 98a	
gdovl	633.6a	cgdovl	1.079f	
88	3.489f		5.84f	
ggbi	2.222 f	cgg	3.682 f	
ne	2 479£	cggbi	3.682T 4.048£	

Figure 4 DC operating points for nmos transistors

The gain of this amplifier can be obtained as following. In the notation transistor numbers in Figure 2 should be considered.

$$A_v = -G_M R_{out}$$

$$A_v \approx -g_{m_{19}}(g_{m_{17}} r_{0_{17}} r_{0_{16}} || g_{m_{14}} r_{0_{14}} r_{0_{19}})$$

$$g_m = \sqrt{2I_D \frac{W}{L} \mu C_{ox}}$$

Since minimum length transistors are used and current across the amplifier branch is constant gain is majorly dependent on the width of M17, M14, and M19. The cascode topolgy performs well in high level frequencies, however the design is implemented by being aware of the device capacitances, as width of the devices increase we obtain large gain as far as SAT conditions are satisfied, however this comes with the bandwith. Increase in device widths increase the device capacitance which results in the increase in time constant and decrease in the value of dominant pole in terms of frequency. This shrinks the BW of the amplifier. With the awarness of the gain-BW product the device widths are kept in a moderate range and the gain and BW can be observed in the following figures. The input voltage is 1V AC magnitude with 750mV DC magnitude. The maximum gain is found out to be 598.2282 which has a -3dB value of 423.24V. The gain of the designed amplifier is above 500 and the BW is 11.9645MHz which satisfies the gain-BW criteria.




Figure 5 Gain of the amplifier with 1V AC magnitude input




Figure 6 -3dB cutoff frequency

Also the transient analysis of the output node can be observed in the following figure. For the transient analysis input AC magnitude is 10 mV with 10 kHz frequency.




Figure 7 Transient analysis on output node

Previously it is stated that in this design width determines an important role in defining the gain. However in a cascode amplifier width mismatches especially if a biasing network is utilized to bias transistors can lead to malfunctioning. Also the high gain circuits' gain expression consists of multiplication of gm values which makes them even more sensitive to small width variations.

In Figure 8 the plot for DC analysis between Vin vs Vout is provided to observe the rate of change between the variables. As it can be observed around 750mV the relation between Vin and Vout is almost linear which indicates the rate of change is constant around 750mV however increase in Vin significantly decreases Vout, in other words slope is very large.




Figure 8 Vin vs Vout around 750mV

In this amplifier design the majority of noise is generated by M19 and M14 (top and bottom transistors). This is a result of the middle transistors being source degenerated hence noise is not amplified considerably. This conclusion can be verified form Figure 9. Moreover, in thermal noise analysis, as the final expression of input referred noise, in the denominator there is gm of the bottom nmos transistor. So by increasing gm of bottom transistor thermal nosie can be reduced. The 1/f noise is inversely proportional with the WL product meaning that by increasing the WL product 1/f noise can be reduced. Input referred nosie is plotted and provided as Figure 10 for the visualization.

Device	Param	Noise Contributi	n % Of Total	
/M19/m1	fn	3.67601e-08	68.53	
/M16/m1	fn	2.47167e-09	4.61	
/M14/m1	fn	3.24565e-11	0.06	
/M19/m1	id	9.98634e-12	0.02	
Total Sum Total Inp	marized Ñ ut Referr	(in V^2/Hz) at 10 loise = 5.36442e-08 ed Noise = 1.4931e mmary info is for i		tors

Figure 9 Noise contributions of each transistor in amplifier branch




Figure 10 Input referred noise analysis

## Part 2

In this part the purpose is to implement the layout of the designed amplifier and run DRC, LVS for the layout. It is desired to fit every component into a 20µm height with maximum 40µm width. In the schematic (Figure 2) only changes are made is to add input pin to replace the only voltage source and output pin to the output node. In Figure 11 it can be observed that there are 4 pins, Vdd and gnd pins are horizontal rails with 2µm height and there are additional two pins which represent input and output pins. First instances are generated from the source (schematic), no chaining or folding is used, 7 nmos transisttors are covered with p-guard and 3 pmos devices are covered with n-guard. The spacing for guards is determined to be 0.45 which is approximately %50 more compared default just for extra routing purposes. As th efinal step before routing pmos devices are covered with a single nwell to exclude violations. From Figure 11 it can be observed that layout is within the specified boundries. After appropriate routing with proper layers, DRC is run and initially some spacing erorrs are occured and they are solved by debugging and increasing the space to meet minimum spacing condition. The DRC analysis finalized with no errors as it can be observed from Figure 12. As the last step LVS analysis is performed and Figure 13 demonstrates the desired output for the LVS analysis.




Figure 11 Layout of the amplifier




Figure 12 DRC analysis results




Figure 13 LVS analysis result