

Solution
comes later
look below

December 23, 2020

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
M1	lw	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. $N=1$ (direct mapped cache), block size is 4 words, number of sets is 4.
 - a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
 - b. Draw the structure of a block in terms of its components: V (valid bit), D^1 (dirty bit), Tag, Data. Indicate the size of each field.
What is the total block size in bits?
What is the SRAM size in bits?
What is the cache memory total data field size in bytes?
 - c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
 - d. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

¹ D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

- B. Consider the above memory access sequence with the following cache memory structure: $N=2$ (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed, Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
 - What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
 - Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
 - Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- B. Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	lw	lw	sw	lw	lw	sw	lw

- Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224
Fall 2020
Quiz No. 5
Dec. 26 '20

1. Cache Memory

MBPS: Byte addressable

Word = 4 bytes


Main Mem Size = 4GB $\rightarrow 2^2 \times 2^{30} = 2^{32}$

1.A. Cache Mem.


$N=4$, Block Size = 4 words

No. of Sets = 4

a. Physical mem. address structure



b. Cache Memory Block Structure



Block size = 1 + 1 + 26 + 128 = 156 bits (= set size)




SRAM size = 4 x 156 = 624 bits (Cache mem + overhead)

Cache Mem Total Data Field Size = No. of sets x N x Block Size
(in byte) $4 \times 1 \times (4 \times 4) = 64 \text{ bytes}$

c. Cache Mem Content

Mem	Set No.	Comp. Miss (Compulsory miss)
M1: 0001 0000 1111	1111	Comp. Miss D=1
M2: 0000 1010 1111 (sw)	1010	Comp. Miss
M3: 0000 1111 0000	1111	Comp. Miss
M4: 0000 0101 1100	0101	Comp. Miss
M5: 0001 0000 1100	0000	Hit (Tag = Tag of M1)
M6: 0000 1111 1100 (sw)	1111	Hit (Tag = Tag of M3)
M7: 0001 1111 1100 (sw)	1111	Capacity Miss

Set No. = underlined



Cache Mem. Final Contents

V	D	Tag	Data	Set No.
1	0	0001 11	M7	11
1	1	0000 10	M2	10
1	0	0000 01	M4	01
1	0	0001 00	M1/M5	00

Tag is 32 bits, but only the relevant part is shown.


Hit/Miss Summary

First 4: Compulsory Miss
M5, M6: Hit
M7: Capacity Miss
Hit Rate: 2/7


1. B Cache Mem. (cont.)

$N=2$, Block size: 2 words, No. of sets: 4 Block Replacement: LRU

a. Physical memory address structure



b. Cache Mem. Block Structure



$$\text{Block size} = 1 + 1 + 27 + 64 = 93 \text{ bits}$$

$$\text{Set size} = 2 \times \text{Block size} = 2 \times 93 = 186 \text{ bits}$$

$$\text{SRAM size} = 4 \times \text{Set size} = 4 \times 186 = 744 \text{ bits}$$

But we have one more detail: V bits for each set

$$4 \text{ sets} \times V \text{ bit size} = 4 \text{ bits}$$




$$\therefore \text{Total SRAM size} = 748 \text{ bits}$$

$$\text{Note: } (\text{No. of } V \text{ bits for a set}) = \log_2 N \leftarrow \text{General rule for } V \text{ bits/set}$$

c. Cache Memory Contents as we access memory

M1: 0001 0000 1111	Comp. Miss
M2: 0000 1010 1111	Comp. Miss
M3: 0000 1111 0000	Comp. Miss
M4: 0000 0101 1100	Comp. Miss
M5: 0001 0000 1100	Conflict Miss
M6: 0000 1111 1100	Comp. Miss
M7: 0001 1111 1100	Conflict Miss

Hit Rate = 0 All misses




V bit: shows most recently accessed block

2. Virtual Memory

2.A. Virtual Mem Size = 4GB, 2^{32} , Main Mem Size = 128 MB, 2^{27} , Page Size = 1K, 2^{10}


a. VM add. structure




PM add. structure



b.



c. 2-way TLB



$$\text{TLB Size} = 1 + 2 \times (1 + 1 + 22 + 17) = 1 + 2 \times 41 = 83 \text{ bits}$$

d. 4-way TLB

$u=2$ bits for each way



the same structure repeated three more times

We have to keep track of the life of each entry

Answer for this → why $u=2$ bits?

$$4 \times (2 + 1 + 1 + 22 + 17) = 4 \times 43 = 172 \text{ bits}$$

2.8 VM Size = 4KB $\rightarrow 2^{12}$, PM Size = 2KB $\rightarrow 2^{11}$
 Page Size = 0.5KB $\rightarrow \frac{1}{4} \times 2^{10} = 2^8$

No. of VM pages = $\frac{2^{12}}{2^8} = 2^4$

No. of PM pages = $\frac{2^{11}}{2^8} = 2^3$

No. of VM pages = $2^4 = 16$

No	VM Address	PM Address
1	0B4	2B4 SW
2	0F0	2F0
2	2A0	4A0
4	2AC	4AC SW
	4AC	0AC
5	0CC	2CC
6	244	444 SW
7	B00	700

V D PPN
1111
1110
1101
1100
1011 1 0 111
1010
1001
1000
0111
0110
0101 1 0 000
0100
0011 1 1 100
0010
0001
0000 1 1 010

TLB Content Progress as we access memory
 VPN & PPN are shown in decimal

①

	Way 1				Way 0				
No.	V	D	VPN	PPN	V	D	VPN	PPN	U
X	0	0	0	0	0	0	0	0	*
1,2	0	0	0	0	1	1	0	2	0
3,4	1	1	2	4	1	1	0	2	1
5	1	1	2	4	1	0	4	0	0
6	1	0	0	2	1	0	4	0	1
7	1	0	0	2	1	1	2	4	0
8	1	0	11/3	7	1	1	2	4	1

* U: shows the last way/unit used.

→ Initial condition
 → 1st compulsory miss, 2nd hit
 → 3rd compulsory miss, 4th hit
 → 5th compulsory miss
 → 6th compulsory miss
 → 7th compulsory miss
 → 8th compulsory miss

Hit Rate = $\frac{2}{8}$

Student Name/Section:

Student Name/Section:

Date: Dec 17, '24

Solutions

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign here: _____

RULES: Two students work together. You can only use your notes, textbook, slides, and greencard.

1. A computer has a cache of 64KB with a block size of 64 Bytes. Assume that the main memory of size 256MB. Words are 32 bits and byte-addressable.

- a. If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly explain.

Main memory 256 MB $\rightarrow 2^{28}$
Word 32 bits $\rightarrow 4$ bytes
Block size 64 Bytes \rightarrow No. of words/block = Block size / word size
 $= 64/4 = 16$ words/block
No. of sets = (Cache size) / (N * Block size)
N = 1 direct mapped
No. of sets = 64 KB / 64 bytes = 2^{10}
Tag/Set No / word off. in Block / Byte offset in word
12 10 4 2 \Rightarrow

12	10	4	2
----	----	---	---

2
4
8
16
32
64
128
256

- b. If the cache is 4-way associative, what is the address format? Briefly explain.

4 way associative \Rightarrow No. of sets = (No. of sets with N=1) / 4
 \Rightarrow No. of sets = 8

Tag	Set	WOB	BOW
14	8	4	2

WOB = word offset in Block
BOW = Byte offset in word

- c. If the cache is fully associative, what is the address format? Briefly explain. What is the SRAM size in number of bits?

No. of sets = 1 No need to indicate set no.

SRAM size
No LRU is assumed (non bit)
No D bit is assumed

Each block
V / Tag / Data
1 22 64x8
512
each block 64 bytes
No. of block 2^{10}
 $2^{10} \times (1 + 22 + 512)$
1024

Tag	WOB	BOW
22	4	2

1024
 $\times 535$

5120
3072

+ 5120
547840

535 bits = 547,840 bits

2. Consider the following address structure.

tag: 12 bits, set no. (index): 2 bit, word block offset: 2 bit. The words are 4 bytes in length.

← BWO = 2

- a. What is the physical memory size in KB?

$$\begin{array}{cccc} \text{Tag} & / \text{Set} & / \text{WBO} & / \text{BWO} \\ 12 & 2 & 2 & 2 \end{array} \rightarrow 18 \text{ bits}$$

$$\Rightarrow 2^8 \times 2^{10} = 256 \text{ KB}$$

- b. What is the cache data area size in bytes (N= 2, 2-way associative)?

Cache data area size = No. of Sets \times N \times Block Size

$$\Rightarrow 2^2 \times 2^1 \times (2^2 \times 2^2)$$

$$2^7 = 128 \text{ bytes}$$

↑ No. of words
WBO = 2
There are 4 words/block

3. For the memory structure given in question 2 assume that N= 1. Consider the following consecutive memory accesses

0x10, 0x18, 0x08, 0x0C0, x50, 0x5C


(0x10 means 0x0..10, the same applies to the other addresses). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement, if needed. Calculate the hit rate.

N=1 Direct-mapped cache mem.
Tag / Set / WBO / BWO
12 2 2 2
With N=1 LRU is not needed!

No. of bits for set no: 2
There are 4 sets

	Tag	Set
① 0x10	0001	0000
② 0x18	0001	1000
③ 0x08	0000	1000
④ 0xC0	1100	0000
⑤ 0x50	0101	0000
⑥ 0x5C	0101	1100

Hit rate
 $\frac{2}{6} = \frac{1}{3}$
 ≈ 0.33



CS224
 SPRING 2024
 QUIZ NO. 4

Student Name/Section: 5 & 6

Solutions

Student Name/Section:

Date: May 2, '24

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign here: _____

1. A computer has a cache of 32KB with a block size of 32 Bytes. Assume that the main memory of size 128MB. Words are 32 bits and byte-addressable.

- a. If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly explain.

$$\text{No. of blocks} = \text{Cache Size} / \text{Block Size} = 32 \text{ KB} / 32 \text{ bytes} = (2^5 \times 2^{10}) / 2^5 = 2^{10}$$


$$128 \text{ MB} = 2^7 \times 2^{20} \rightarrow \text{Phys. mem. add size} = 27 \text{ bits}$$

$$\text{Words } 32 \text{ bits} = 4 \text{ bytes} \rightarrow 2 \text{ bits byte offset}$$

$$\text{No. of words/block} = \text{Block Size} / \text{word size} = 32 \text{ bytes} / 4 \text{ bytes} = 2^5 / 2^2 = 3$$


No. of blocks: 0, 2, 4, 8, 16, 32, 64, 128
 No. of words/block: 3
 Word offset: 2 bits

Tag / Set No. / Word Block offset / Byte offset
 12 / 10 / 3 / 2



- b. If the cache is 4-way associative, what is the address format? Briefly explain.

4-way associative No. of sets $2^{10} / 2^2 = 2^8$



WBO = word Block Off,
 BO = Byte off,

- c. If the cache is fully associative, what is the address format? Briefly explain. What is the SRAM size?

Fully associative: No need for set No. \Rightarrow

Tag	WBO	BO
22	3	2

 ← No. of bits

Block Structure: V / Tag / Data
 1 / 22 / 32x8
 279 bits

$$\text{SRAM Size} = \text{No. of blocks} \times \text{Block Size} = 2^{10} \times 279$$

If we include 0 bit Block Structure: 0 / V / Tag / Data
 $\Rightarrow 2^{10} \times 280$

LRU \Rightarrow (If we want to implement LRU each block must have $\lceil \log_2(\text{No. of Blocks}) \rceil$ no. of bits per block
 LRU blocks u/v / Tag / Data $\Rightarrow 10 / 1 / 22 / 32 \times 8 \Rightarrow 2^{10} \times 289 \text{ bits}$

each location we address contains a byte (8 bits)

2. Consider the following address structure (note that at each memory address one byte is stored, i.e. it is a byte addressable system).

(WBO)

(BO)

tag: 12 bits, set no. (index): 1 bit, word block offset: 1 bit, byte offset: 2 bits.

- a. What is the physical memory size in KB?

Tag / Set No. / WBO / BO
12 1 1 2 → 16 bits

$2^{16} = 2^4 \times 2^{10} = 64 \text{ KB}$


64 KB

77
x 4

308

- b. What is the cache memory size in bytes (N=2, 2-way associative)?

N=2



Block structure

Each entry is 8 bytes

$4 \times 8 = 32 \text{ bytes}$


WBO = 1 bit ← 2 words/block
BO = 2 bits ← 4 bytes/word
Each block is 8 bytes

If we also consider SRAM size

If we consider SRAM size Assume LRU

Tag / Set No. / WBO / BO
12 1 1 2

Block structure



SRAM Str.






SRAM Size



$2 + 4 \times 77 = 308 \text{ bytes}$
If random replacement 308 bytes

- c. For N=2 consider the following consecutive memory accesses 4, 24, 60, 4, 44, 72 (all decimal numbers). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement. Indicate conflict types.

- In bin.
- 4 → 0x04: 0000 0100
 - 24 → 0x18: 0001 1000
 - 60 → 0x3C: 0011 1100
 - 4 → 0x04: 0000 0100
 - 44 → 0x2C: 0010 1100
 - 72 → 0x48: 0100 1000



④ HIT No change in cache mem.



Continued

2. Consider the following address structure:

tag: 20 bits, set no. (index): 1 bit, block offset: 1 bit, byte offset: 2 bits.

a. What is the physical memory size in MB?

Total no. of bits = $20 + 1 + 1 + 2 = 24$ ← No. of bits in phys. mem. address

$2^{24} \rightarrow 2^4 \times 2^{20} \rightarrow 16 \text{ MB}$


b. What is the cache memory (SRAM) size in bits for $(N=4, (4\text{-way associative}))$? Note that for eviction Random replacement is used.

Block offset 1 bit \rightarrow 2 words/block

Byte offset 2 bits \rightarrow 4 bytes/word

Data: Each block is 2 words
each word is 4 bytes
 $\Rightarrow 2 \times 4 \times 8 = 64$


no 4 bit is needed



SRAM Size = No. of sets \times N \times Block size
 $= 2 \times 4 \times 85 = 680 \text{ bits}$ ← corrected

c. Assume that for $N > 1$ we want to use FIFO (First In First Out) policy for cache memory replacement. How can you implement FIFO? Define a suitable data structure for its implementation. How many bits are required for its implementation for different values of N? Obtain a general formula for the data structure size in number of bits.

FIFO = Queue








First entry to point is 0
 After entry an entry pointer is updated
 Pointer = mod (Pointer + 1, 3)
 Entries are always replaced in the same order
 RSI: 0, 1, 2, 3, next = 0, 1, 2, 3
 No. of bits needed $\log_2 N$ assuming that N is multiple of 2.

d. Consider the following consecutive memory accesses for time $t=0, 1, 2$ ns: 44, 74, 12, 54 (all decimal numbers). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Use FIFO if needed. Assume that $N=2$.

Bin.
 $44 = 0 \times 2C \rightarrow 0010 \ 1100 \rightarrow$ Go to set no. 1
 $74 = 0 \times 4A \rightarrow 0100 \ 1010 \rightarrow$ set no. 1
 $12 = 0 \times 0C \rightarrow 0000 \ 1100 \rightarrow$ set no. 1
 $54 = 0 \times 36 \rightarrow 0011 \ 0110 \rightarrow$ set no. 0

M_{44} = contents of 1st row at address 44 is

They all have different tags



All memory accesses cause compulsory miss.
 \Rightarrow 4 comp. misses

December 23, 2020

Solution
comes later
look below

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
M1	lw	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. $N=1$ (direct mapped cache), block size is 4 words, number of sets is 4.
 - a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
 - b. Draw the structure of a block in terms of its components: V (valid bit), D^1 (dirty bit), Tag, Data. Indicate the size of each field.
What is the total block size in bits?
What is the SRAM size in bits?
What is the cache memory total data field size in bytes?
 - c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
 - d. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

¹ D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

- B. Consider the above memory access sequence with the following cache memory structure: $N=2$ (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed, Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
 - What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
 - Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
 - Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- B. Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	lw	lw	sw	lw	lw	sw	lw

- Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224
Fall 2020
Quiz No. 5
Dec-26'20

Some information about miss types:

Compulsory Miss: First access to data with a unique tag number.

Conflict Miss: Access to recently used data with the same tag; however, data is evicted and not in the cache anymore.

Capacity Miss: A special type of conflict miss, occurs when the data is recently used, but not in the cache anymore and all the cache is completely full. (not only the set for accessed block, when all the data on all the sets is full)

1. Cache Memory

MIPS: Byte addressable

Word = 4 bytes


Main Mem Size = 4GB $\rightarrow 2^2 \times 2^{30} = 2^{32}$

1.A. Cache Mem.


$N=1$, Block Size = 4 words

No. of sets = 4

a. Physical mem. address structure



b. Cache Memory Block Structure



Block size = 1 + 1 + 26 + 128 = 156 bits (= set size)

SRAM size = 4 x 156 = 624 bits (Cache mem + overhead)





Cache Mem Total Data Field Size = No. of sets x N x Block Size
(in byte)

4 x 1 x (4 x 4) = 64 bytes

c. Cache Mem Content

Set No.	Tag	Data	Comment
M1	0001	0000 1111	Comp. Miss (Compulsory miss)
M2	0000	1011 1111 (sw)	Comp. Miss D=1
M3	0000	1111 0000	Comp. Miss
M4	0000	0101 1100	Comp. Miss
M5	0001	0000 1100	Hit (Tag = Tag of M1)
M6	0000	1111 1100 (sw)	Hit (Tag = Tag of M3)
M7	0001	1111 1100 (sw)	Comp. miss

Set No = underlined



Cache Mem Final Contents

V	D	Tag	Data	Set No
1	0	0001	11 M7	11
1	1	0000	10 M2	10
1	0	0000	01 M4	01
1	0	0001	00 M1/M5	00

Tag is 32 bits, but only the relevant part is shown

Hit/Miss Summary

First 4: Compulsory Miss

M5, M6: Hit


M7: Comp. miss

Hit Rate: 2/7


1. B Cache Mem. (cont.)

$N=2$, Block Size: 2 words, No. of Set: 4 Block Replacement: LRU

a. Physical memory address structure



b. Cache Mem. Block Structure



$$\text{Block Size} = 1 + 1 + 27 + 64 = 93 \text{ bits}$$

$$\text{Set Size} = 2 \times \text{Block Size} = 2 \times 93 = 186 \text{ bits}$$

$$\text{SRAM Size} = 4 \times \text{Set Size} = 4 \times 186 = 744 \text{ bits}$$

But we have one more detail: U bits for each set

$$4 \text{ sets} \times U \text{ bit Size} = 4 \text{ bits}$$

$$\therefore \text{Total SRAM Size} = 748 \text{ bits}$$

Note: (No. of U bits) = $\log_2 N$ ← General rule for U bits/set

c. Cache Memory Contents as we access memory

M1: 0001 0000 1111 Comp. Miss

M2: 0000 1010 1111 Comp. Miss





M3: 0000 1111 0000 Comp. Miss

M4: 0000 0101 1100 Comp. Miss

M5: 0001 0000 1100 Hit (same data with M1)

M6: 0000 1111 1100 Comp. Miss

M7: 0001 1111 1100 Comp. miss



U bit: shows most recently accessed block in a set.


Hit rate = 1/7

M1 = M5

2. Virtual Memory

2.A. Virtual Mem Size = $4\text{GB} = 2^{32}$, Main Mem Size = $128\text{MB} = 2^{27}$, Page Size = $1\text{K} = 2^{10}$


a. VM add. structure




PM add. structure



b.



c. 2-way TLB



$$\text{TLB Size} = 1 + 2 \times (1 + 1 + 22 + 17) = 1 + 2 \times 41 = 83 \text{ bits}$$

d. 4-way TLB

$u=2$ bits for each way

the same structure repeated three more times



We have to keep track of the life of each entry

$$4 \times (2 + 1 + 1 + 22 + 17) = 4 \times 43 = 172 \text{ bits}$$

Answer for this → why $u=2$ bits?

2.8 VM Size = 4KB $\rightarrow 2^{12}$, PM Size = 2KB $\rightarrow 2^{11}$
 Page Size = 0.5KB $\rightarrow \frac{1}{4} \times 2^{10} = 2^8$

No. of VM pages = $\frac{2^{12}}{2^8} = 2^4$

No. of PM pages = $\frac{2^{11}}{2^8} = 2^3$

No. of VM pages = $2^4 = 16$

No	VM Address	PM Address
1	0B4	2B4 SW
2	0F0	2F0
2	2A0	4A0
4	2AC	4AC SW
	4AC	0AC
5	0CC	2CC
6	244	444 SW
7	B00	700

V D PPN
1111
1110
1101
1100
1011 1 0 111
1010
1001
1000
0111
0110
0101 1 0 000
0100
0011 1 1 100
0010
0001
0000 1 1 010

TLB Content Progress as we access memory
 VPN & PPN are shown in decimal

①

	Way 1				Way 0				
No.	V	D	VPN	PPN	V	D	VPN	PPN	U
X	0	0	0	0	0	0	0	0	*
1,2	0	0	0	0	1	1	0	2	0
3,4	1	1	2	4	1	1	0	2	1
5	1	1	2	4	1	0	4	0	0
6	1	0	0	2	1	0	4	0	1
7	1	0	0	2	1	1	2	4	0
8	1	0	11/3	7	1	1	2	4	1

* U: shows the last way/unit used.

→ Initial condition
 → 1st compulsory miss, 2nd hit
 → 3rd compulsory miss, 4th hit
 → 5th compulsory miss
 → 6th compulsory miss
 → 7th compulsory miss
 → 8th compulsory miss

Hit Rate = $\frac{2}{8}$

Solution
comes later
look below

December 23, 2020

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
M1	lw	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. $N=1$ (direct mapped cache), block size is 4 words, number of sets is 4.
 - a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
 - b. Draw the structure of a block in terms of its components: V (valid bit), D^1 (dirty bit), Tag, Data. Indicate the size of each field.
What is the total block size in bits?
What is the SRAM size in bits?
What is the cache memory total data field size in bytes?
 - c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
 - d. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

¹ D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

- B. Consider the above memory access sequence with the following cache memory structure: $N=2$ (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed, Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
 - What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
 - Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
 - Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- B. Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	lw	lw	sw	lw	lw	sw	lw

- Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224
Fall 2020
Quiz No. 5
Dec. 26 '20

1. Cache Memory

MBPS: Byte addressable

Word = 4 bytes


Main Mem Size = 4GB $\rightarrow 2^2 \times 2^{30} = 2^{32}$

1.A. Cache Mem.


$N=4$, Block Size = 4 words

No. of Sets = 4

a. Physical mem. address structure



b. Cache Memory Block Structure



Block size = 1 + 1 + 26 + 128 = 156 bits (= set size)





SRAM size = 4 x 156 = 624 bits (Cache mem + overhead)

Cache Mem Total Data Field Size = No. of sets x N x Block Size
(in byte) $4 \times 1 \times (4 \times 4) = 64 \text{ bytes}$

c. Cache Mem Content

Mem	Set No	Comp. Miss (Compulsory miss)
M1: 0001 0000 1111	0000	Comp. Miss D=1
M2: 0000 1010 1111 (sw)	0010	Comp. Miss
M3: 0000 1111 0000	0011	Comp. Miss
M4: 0000 0101 1100	0101	Comp. Miss
M5: 0001 0000 1100	0000	Hit (Tag = Tag of M1)
M6: 0000 1111 1100 (sw)	0011	Hit (Tag = Tag of M3)
M7: 0001 1111 1100 (sw)	0011	Capacity Miss

Set No: underlined



Cache Mem Final Contents

V	D	Tag	Data	Set No
1	0	0001 11	M7	11
1	1	0000 10	M2	10
1	0	0000 01	M4	01
1	0	0001 00	M1/M5	00

Tag is 32 bits, but only the relevant part is shown.


Hit/Miss Summary

First 4: Compulsory Miss
M5, M6: Hit
M7: Capacity Miss
Hit Rate: 2/7


1. B Cache Mem. (cont.)

$N=2$, Block size: 2 words, No. of sets: 4 Block Replacement: LRU

a. Physical memory address structure



b. Cache Mem. Block Structure



$$\text{Block size} = 1 + 1 + 27 + 64 = 93 \text{ bits}$$

$$\text{Set size} = 2 \times \text{Block size} = 2 \times 93 = 186 \text{ bits}$$

$$\text{SRAM size} = 4 \times \text{Set size} = 4 \times 186 = 744 \text{ bits}$$

But we have one more detail: U bits for each set

$$4 \text{ sets} \times U \text{ bit size} = 4 \text{ bits}$$





$$\therefore \text{Total SRAM size} = 748 \text{ bits}$$

$$\text{Note: (No. of U bits for a set)} = \log_2 N \leftarrow \text{General rule for U bits/set}$$

c. Cache Memory Contents as we access memory

M1: 0001 0000 1111	Comp. Miss
M2: 0000 1010 1111	Comp. Miss
M3: 0000 1111 0000	Comp. Miss
M4: 0000 0101 1100	Comp. Miss
M5: 0001 0000 1100	Conflict Miss
M6: 0000 1111 1100	Comp. Miss
M7: 0001 1111 1100	Conflict Miss

Hit Rate = 0 All misses




U bit: shows most recently accessed block

2. Virtual Memory

2.A. Virtual Mem Size = $4\text{GB} = 2^{32}$, Main Mem Size = $128\text{MB} = 2^{27}$, Page Size = $1\text{K} = 2^{10}$


a. VM add. structure




PM add. structure



b.



c. 2-way TLB



$$\text{TLB Size} = 1 + 2 \times (1 + 1 + 22 + 17) = 1 + 2 \times 41 = 83 \text{ bits}$$

d. 4-way TLB

$u=2$ bits for each way



the same structure repeated three more times

We have to keep track of the life of each entry

$$4 \times (2 + 1 + 1 + 22 + 17) = 4 \times 43 = 172 \text{ bits}$$

Answer for this → why $u=2$ bits?

2.8 VM Size = 4KB $\rightarrow 2^{12}$, PM Size = 2KB $\rightarrow 2^{11}$
 Page Size = 0.5KB $\rightarrow \frac{1}{4} \times 2^{10} = 2^8$

No. of VM pages = $\frac{2^{12}}{2^8} = 2^4$

No. of PM pages = $\frac{2^{11}}{2^8} = 2^3$

No. of VM pages = $2^4 = 16$

No	VM Address	PM Address
1	0B4	2B4 SW
2	0F0	2F0
2	2A0	4A0
4	2AC	4AC SW
	4AC	0AC
5	0CC	2CC
6	244	444 SW
7	B00	700
8		

V D PPN
1111
1110
1101
1100
1011 1 0 111
1010
1001
1000
0111
0110
0101 1 0 000
0100
0011 1 1 100
0010
0001
0000 1 1 010

TLB Content Progress as we access memory
 VPN & PPN are shown in decimal

①

	Way 1				Way 0				
No.	V	D	VPN	PPN	V	D	VPN	PPN	U
X	0	0	0	0	0	0	0	0	*
1,2	0	0	0	0	1	1	0	2	0
3,4	1	1	2	4	1	1	0	2	1
5	1	1	2	4	1	0	4	0	0
6	1	0	0	2	1	0	4	0	1
7	1	0	0	2	1	1	2	4	0
8	1	0	11/3	7	1	1	2	4	1

* U: shows the last way/unit used.

→ Initial condition
 → 1st compulsory miss, 2nd hit
 → 3rd compulsory miss, 4th hit
 → 5th compulsory miss
 → 6th compulsory miss
 → 7th compulsory miss
 → 8th compulsory miss

Hit Rate = $\frac{2}{8}$

Student Name/Section:

Student Name/Section:

Date: Dec 17, '24

Solutions

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign here: _____

RULES: Two students work together. You can only use your notes, textbook, slides, and greencard.

1. A computer has a cache of 64KB with a block size of 64 Bytes. Assume that the main memory of size 256MB. Words are 32 bits and byte-addressable.

- a. If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly explain.

Main memory 256 MB $\rightarrow 2^{28}$
Word 32 bits $\rightarrow 4$ bytes
Block size 64 Bytes \rightarrow No. of words/block = Block size / word size
 $= 64/4 = 16$ words/block
No. of sets = (Cache size) / (N * Block size)
N = 1 direct mapped
No. of sets = 64 KB / 64 bytes = 2^{10}
Tag/Set No / word off. in Block / Byte offset in word
12 10 4 2 \Rightarrow

12	10	4	2
----	----	---	---

2
4
8
16
32
64
128
256

- b. If the cache is 4-way associative, what is the address format? Briefly explain.

4 way associative \Rightarrow No. of sets = (No. of sets with N=1) / 4
 \Rightarrow No. of sets = 8

Tag	Set	WOB	BOW
14	8	4	2

WOB = word offset in Block
BOW = Byte offset in word

- c. If the cache is fully associative, what is the address format? Briefly explain. What is the SRAM size in number of bits?

No. of sets = 1 No need to indicate set no.

SRAM size
No LRU is assumed (non bit)
No D bit is assumed

Each block
V / Tag / Data
1 22 64x8
512
each block 64 bytes
No. of blocks 2^{10}
 $2^{10} \times (1 + 22 + 512)$
1024
535 bits = 547,840 bits

Tag	WOB	BOW
22	4	2

1024
 $\times 535$
547840
3072
 $+ 5120$
547840

2. Consider the following address structure.

tag: 12 bits, set no. (index): 2 bit, word block offset: 2 bit. The words are 4 bytes in length.

← BWO = 2

- a. What is the physical memory size in KB?

$$\begin{array}{cccc} \text{Tag} & / \text{Set} & / \text{WBO} & / \text{BWO} \\ 12 & 2 & 2 & 2 \end{array} \rightarrow 18 \text{ bits}$$

$$\Rightarrow 2^8 \times 2^{10} = 256 \text{ KB}$$

- b. What is the cache data area size in bytes (N= 2, 2-way associative)?

Cache data area size = No. of Sets \times N \times Block Size

$$\Rightarrow 2^2 \times 2^1 \times (2^2 \times 2^2)$$

$$2^7 = 128 \text{ bytes}$$

↑ No. of words
WBO = 2
There are 4 words/block

3. For the memory structure given in question 2 assume that N= 1. Consider the following consecutive memory accesses

0x10, 0x18, 0x08, 0x0C0, x50, 0x5C


(0x10 means 0x0..10, the same applies to the other addresses). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement, if needed. Calculate the hit rate.

N=1 Direct-mapped cache mem.
Tag / Set / WBO / BWO
12 2 2 2
With N=1 LRU is not needed!

No. of bits for set no: 2
There are 4 sets

	Tag	Set
① 0x10	0001	0000
② 0x18	0001	1000
③ 0x08	0000	1000
④ 0xC0	1100	0000
⑤ 0x50	0101	0000
⑥ 0x5C	0101	1100

Hit rate
 $2/6 = 1/3$
 ≈ 0.33



CS224
SPRING 2024
QUIZ NO. 4

Student Name/Section: 5 & 6

Solutions

Student Name/Section:

Date: May 2, '24

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign here: _____

1. A computer has a cache of 32KB with a block size of 32 Bytes. Assume that the main memory of size 128MB. Words are 32 bits and byte-addressable.

- a. If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly explain.

$$\text{No. of blocks} = \text{Cache Size} / \text{Block Size} = 32 \text{ KB} / 32 \text{ bytes} = (2^5 \times 2^{10}) / 2^5 = 2^{10}$$


$$128 \text{ MB} = 2^7 \times 2^{20} \rightarrow \text{Phys. mem. add size} = 27 \text{ bits}$$

$$\text{Words } 32 \text{ bits} = 4 \text{ bytes} \rightarrow 2 \text{ bits byte offset}$$

$$\text{No. of words/block} = \text{Block Size} / \text{Word size} = 32 \text{ bytes} / 4 \text{ bytes} = 2^5 / 2^2 = 3$$


No. of blocks: 2¹⁰
 No. of words/block: 3
 Word offset: 2 bits
 No. of blocks: 32
 No. of words/block: 64
 Word offset: 128

Tag / Set No. / Word Block offset / Byte offset
 12 10 3 2



- b. If the cache is 4-way associative, what is the address format? Briefly explain.

4-way associative No. of sets $2^{10} / 2^2 = 2^8$



WBO: Word Block Off,
BO: Byte off,

- c. If the cache is fully associative, what is the address format? Briefly explain. What is the SRAM size?

Fully associative: No need for set No. \Rightarrow

Tag	WBO	BO
22	3	2

 ← No. of bits

Block Structure: V / Tag / Data
 1 22 32x8
 279 bits

SRAM Size = No. of blocks \times Block Size = $2^{10} \times 279$

If we include 0 bit Block Structure: 0 / V / Tag / Data
 $\Rightarrow 2^{10} \times 280$

LRU \Rightarrow (If we want to implement LRU each block must have $\lceil \log_2(\text{No. of Blocks}) \rceil$ no. of bits per block
 LRU blocks u/v / Tag / Data $\Rightarrow 10 / 1 / 22 / 32 \times 8 \Rightarrow 2^{10} \times 289 \text{ bits}$

each location we address contains a byte (8 bits)

2. Consider the following address structure (note that at each memory address one byte is stored, i.e. it is a byte addressable system).

(WBO)

(BO)

tag: 12 bits, set no. (index): 1 bit, word block offset: 1 bit, byte offset: 2 bits.

- a. What is the physical memory size in KB?

Tag / Set No. / WBO / BO
12 1 1 2 → 16 bits

$2^{16} = 2^4 \times 2^{10} = 64 \text{ KB}$


64 KB

77
x 4

308

- b. What is the cache memory size in bytes (N=2, 2-way associative)?

N=2



Block structure

Each entry is 8 bytes

$4 \times 8 = 32 \text{ bytes}$


WBO = 1 bit ← 2 words/block
BO = 2 bits ← 4 bytes/word
Each block is 8 bytes

If we also consider SRAM size


If we consider SRAM size Assume LRU

Tag / Set No. / WBO / BO
12 1 1 2

Block structure



SRAM Str.






SRAM Size



$2 + 4 \times 77 = 308 \text{ bytes}$
If random replacement 308 bytes

- c. For N=2 consider the following consecutive memory accesses 4, 24, 60, 4, 44, 72 (all decimal numbers). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement. Indicate conflict types.

- In bin.
- 4 → 0x04: 0000 0100
 - 24 → 0x18: 0001 1000
 - 60 → 0x3C: 0011 1100
 - 4 → 0x04: 0000 0100
 - 44 → 0x2C: 0010 1100
 - 72 → 0x48: 0100 1000



④ HIT No change in cache mem.



Continued

2. Consider the following address structure:

tag: 20 bits, set no. (index): 1 bit, block offset: 1 bit, byte offset: 2 bits.

a. What is the physical memory size in MB?

Total no. of bits = $20 + 1 + 1 + 2 = 24 \leftarrow \text{No. of bits in phys. mem. address}$

$2^{24} \rightarrow 2^4 \times 2^{20} \rightarrow \boxed{16 \text{ MB}}$


b. What is the cache memory (SRAM) size in bits for $(N=4, (4\text{-way associative}))$? Note that for eviction Random replacement is used.

Block offset 1 bit \rightarrow 2 words/block

Byte offset 2 bits \rightarrow 4 bytes/word

Data: Each block is 2 words
each word is 4 bytes
 $\Rightarrow 2 \times 4 \times 8 = 64$


no 4 bit is needed



SRAM Size = No. of sets \times N \times Block size
 $= 2 \times 4 \times 85 = \boxed{680 \text{ bits}}$ \leftarrow corrected

c. Assume that for $N > 1$ we want to use FIFO (First In First Out) policy for cache memory replacement. How can you implement FIFO? Define a suitable data structure for its implementation. How many bits are required for its implementation for different values of N? Obtain a general formula for the data structure size in number of bits.

FIFO = Queue








First entry to point is 0
 After entry an entry pointer is updated
 $\text{Pointer} = \text{mod}(\text{Pointer} + 1, 3)$ Entries are always replaced in the same order
 $\text{RSL: } 0, 1, 2, 3, \text{ but } \text{set} = 0, 1, 2, 3$
 No. of bits needed $\log_2 N$ assuming that N is multiple of 2.

d. Consider the following consecutive memory accesses for time $t=0, 1, 2$ ns: 44, 74, 12, 54 (all decimal numbers). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Use FIFO if needed. Assume that $N=2$.

Bin.
 $44 = 0 \times 2C \rightarrow 0010 \ 1100 \rightarrow \text{Go to set no. 1}$
 $74 = 0 \times 4A \rightarrow 0100 \ 1010 \rightarrow \text{set no. 1}$
 $12 = 0 \times 0C \rightarrow 0000 \ 1100 \rightarrow \text{set no. 1}$
 $54 = 0 \times 36 \rightarrow 0011 \ 0110 \rightarrow \text{set no. 0}$

M_{44} = contents of 1st row at address 44 is

They all have different tags



All memory accesses cause compulsory miss.

\Rightarrow 4 comp. misses

December 23, 2020

Solution
comes later
look below

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
M1	lw	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. $N=1$ (direct mapped cache), block size is 4 words, number of sets is 4.
 - a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
 - b. Draw the structure of a block in terms of its components: V (valid bit), D^1 (dirty bit), Tag, Data. Indicate the size of each field.
What is the total block size in bits?
What is the SRAM size in bits?
What is the cache memory total data field size in bytes?
 - c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
 - d. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

¹ D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

- B. Consider the above memory access sequence with the following cache memory structure: $N=2$ (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed, Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
 - What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
 - Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
 - Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- B. Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	lw	lw	sw	lw	lw	sw	lw

- Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224
Fall 2020
Quiz No. 5
Dec-26'20

Some information about miss types:

Compulsory Miss: First access to data with a unique tag number.

Conflict Miss: Access to recently used data with the same tag; however, data is evicted and not in the cache anymore.

Capacity Miss: A special type of conflict miss, occurs when the data is recently used, but not in the cache anymore and all the cache is completely full. (not only the set for accessed block, when all the data on all the sets is full)

1. Cache Memory

MIPS: Byte addressable

Word = 4 bytes


Main Mem Size = 4GB $\rightarrow 2^2 \times 2^{30} = 2^{32}$

1.A. Cache Mem.


$N=1$, Block Size = 4 words

No. of sets = 4

a. Physical mem. address structure



b. Cache Memory Block Structure



Block size = 1 + 1 + 26 + 128 = 156 bits (= set size)

SRAM size = 4 x 156 = 624 bits (Cache mem + overhead)



Cache Mem Total Data Field Size = No. of sets x N x Block Size
(in byte)

4 x 1 x (4 x 4) = 64 bytes

c. Cache Mem Content

Set No.	Tag	Data	Comment
M1	0001	0000 1111	Comp. Miss (Compulsory miss)
M2	0000	1011 1111 (sw)	Comp. Miss D=1
M3	0000	1111 0000	Comp. Miss
M4	0000	0101 1100	Comp. Miss
M5	0001	0000 1100	Hit (Tag = Tag of M1)
M6	0000	1111 1100 (sw)	Hit (Tag = Tag of M3)
M7	0001	1111 1100 (sw)	Comp. miss

Set No = underlined



Cache Mem Final Contents

V	D	Tag	Data	Set No
1	0	0001	11 M7	11
1	1	0000	10 M2	10
1	0	0000	01 M4	01
1	0	0001	00 M1/M5	00

Tag is 32 bits, but only the relevant part is shown

Hit/Miss Summary

First 4: Compulsory Miss

M5, M6: Hit


M7: Comp. miss

Hit Rate: 2/7


1. B Cache Mem. (cont.)

$N=2$, Block Size: 2 words, No. of Set: 4 Block Replacement: LRU

a. Physical memory address structure



b. Cache Mem. Block Structure



$$\text{Block Size} = 1 + 1 + 27 + 64 = 93 \text{ bits}$$

$$\text{Set Size} = 2 \times \text{Block Size} = 2 \times 93 = 186 \text{ bits}$$

$$\text{SRAM Size} = 4 \times \text{Set Size} = 4 \times 186 = 744 \text{ bits}$$

But we have one more detail: U bits for each set

$$4 \text{ sets} \times U \text{ bit Size} = 4 \text{ bits}$$

$$\therefore \text{Total SRAM Size} = 748 \text{ bits}$$

Note: (No. of U bits for a set) = $\log_2 N$ ← General rule for U bits/set

c. Cache Memory Contents as we access memory

M1: 0001 0000 1111 Comp. Miss

M2: 0000 1010 1111 Comp. Miss




M3: 0000 1111 0000 Comp. Miss

M4: 0000 0101 1100 Comp. Miss

M5: 0001 0000 1100 Hit (same data with M1)

M6: 0000 1111 1100 Comp. Miss

M7: 0001 1111 1100 Comp. miss



U bit: shows most recently accessed block in a set.


Hit rate = 1/7

M1 = M5

2. Virtual Memory

2.A. Virtual Mem Size = $4\text{GB} = 2^{32}$, Main Mem Size = $128\text{MB} = 2^{27}$, Page Size = $1\text{K} = 2^{10}$


a. VM add. structure




PM add. structure



b.



c. 2-way TLB



$$\text{TLB Size} = 1 + 2 \times (1 + 1 + 22 + 17) = 1 + 2 \times 41 = 83 \text{ bits}$$

d. 4-way TLB

$u=2$ bits for each way



the same structure repeated three more times

We have to keep track of the life of each entry

Answer for this → why $u=2$ bits?

$$4 \times (2 + 1 + 1 + 22 + 17) = 4 \times 43 = 172 \text{ bits}$$

2.8 VM Size = 4KB $\rightarrow 2^{12}$, PM Size = 2KB $\rightarrow 2^{11}$
 Page Size = 0.5KB $\rightarrow \frac{1}{4} \times 2^{10} = 2^8$

No. of VM pages = $\frac{2^{12}}{2^8} = 2^4$

No. of PM pages = $\frac{2^{11}}{2^8} = 2^3$

No. of VM pages = $2^4 = 16$

No	VM Address	PM Address
1	0B4	2B4 SW
2	0F0	2F0
2	2A0	4A0
4	2AC	4AC SW
	4AC	0AC
5	0CC	2CC
6	244	444 SW
7	B00	700

V D PPN
1111
1110
1101
1100
1011 1 0 111
1010
1001
1000
0111
0110
0101 1 0 000
0100
0011 1 1 100
0010
0001
0000 1 1 010

TLB Content Progress as we access memory
 VPN & PPN are shown in decimal

①

	Way 1				Way 0				
No.	V	D	VPN	PPN	V	D	VPN	PPN	U
X	0	0	0	0	0	0	0	0	*
1,2	0	0	0	0	1	1	0	2	0
3,4	1	1	2	4	1	1	0	2	1
5	1	1	2	4	1	0	4	0	0
6	1	0	0	2	1	0	4	0	1
7	1	0	0	2	1	1	2	4	0
8	1	0	11/3	7	1	1	2	4	1

* U: shows the last way/unit used.

→ Initial condition
 → 1st compulsory miss, 2nd hit
 → 3rd compulsory miss, 4th hit
 → 5th compulsory miss
 → 6th compulsory miss
 → 7th compulsory miss
 → 8th compulsory miss

Hit Rate = $\frac{2}{8}$