CS224 Fall 2020 OUIZ NO. 5 Solution commission lash telows

December 23, 2020

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

## 1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
M1	1w	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. N= 1 (direct mapped cache), block size is 4 words, number of sets is 4.
- a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
- **b.** Draw the structure of a block in terms of its components: V (valid bit), D¹ (dirty bit), Tag, Data. Indicate the size of each field.

What is the total block size in bits?

What is the SRAM size in bits?

What is the cache memory total data field size in bytes?

- c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
- **d**. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

<sup>&</sup>lt;sup>1</sup> D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

B. Consider the above memory access sequence with the following cache memory structure: N= 2 (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed. Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

## 2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- **a.** What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
- b. What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
- c. Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit, What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
- d. Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- **B.** Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- a. Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	1w	1w	sw	lw	lw	sw	lw

b. Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224 Fall 2020 QUIT NO.5 Dec- 26'20 1. Cache Hemory MRPS: Byte addressable Main Hem Size=4GB -> 22x 220=232 word: 4 bates 1.A. Cache Men. N=1, Bloch Size: 4 words No. of Sets=4 a physical man. address strotus Settro. were offsel Byte offset in ward (provided the word) 6616 26 > loga(Na. of wards in block) telw remeins 6. Cache Hemory Block Starton Whit Dist Toy Date Ly 4x32=128 bis Los 61 Lors Bloch size = 1+1+26+128= 156 bits = (= set size) SPAM size = 4x156 = 624 bits (Cache men + overhead) Cache Men Total Date Field Size = No. of sets XNX Block Size 4 x1 x (4x4) = 64 bytes (in Mote) c. Coule her Cache Mem Finel Contents Comp. Mice (Compulsions min) MI: SETNO D Tos Data MI: 0001 0000 IIII 10th (111 (7M) Comb Will D=1 4 0001 11 W.S. 88 M2:0000 10 M2 @1 Copp Comp. Miss 1111 0000 M3 = 0000 10 MY 10 0000 0 Comp. Miss 0101 1100 0001 00 HI/HS Hit (Toy=Try of Mi) 00 M4: 0000 0000 1100 1111 1100 (SW) Hit (Tog = Tog of M3) M5: 0001 Tay is 32 bits, but only the relevant part is shown. M7:0001 1111 1100 (SW) Capacity miss M6: 0000 Hit Mice Summers Mh= Set no : mobilized Frot 4: Comprison Mas M5, M6: Hit

Qua No 5/p. 1 of 4

M7: Capacity Miss Hit late: 2/7

CS224, QVIX NO. T &1. (CM)
N=2, Bloch Size: 2 merds, No. of Jeb: 4 Bloch Replacement: LRM
a. Physical menon address structure
Tag Set Mo: (Index No.) word offert in Block byte offer in ward
Bloch Size: 1+1+27+64=93 bits
and Made Site = 2775=100
I B I we have one were detail.
4 sets XV bit size = 4 bits
9 377 XVVV
Total Sham Size: 748 bits
when No of u bits) = 1092N = White/set
Cashe Menan Centerts as the way
M1: 0001 0000 IIII COMP. MILL MILL MILL SUNTED
01/2: 0000
M4: 0000 0101 1100 Comp. MISS MED MS. MISS MS. MS. MS. MS. MS. MS. MS. MS. MS. M
M2: 0001 0000 1100 Constast MED MS: [13] 10 11 pit: 1
WY - 0000 1111 1100 COMPANY MICE
N2 - 0001 III 1100 Confin
Het Rate = 0 All mixes My: My 10 U bit:0
M5: M8 10 V 614:0
Mb: Mb H1 11 Ubital M72 M6 M7 11 Ubital  M2 M5 01  M3 M5 01  M2 M5 01  M3 M5 01  M3 M5 01  M3 M5 01  M4 M5 M5 01  M5 M
Quit No 5 18.2 of 4 blich

CS 224, QUA NO. 5 Sd. (cont.)

2. Virtual Memory
2.A. Virti-1 Men Site = 466, Main men Site = 128 MB Pge Cire: LK 232
or VM add. whether PM Add. whether  VPN Por attail  22 10 bib  17 10
Page Table  V o PPN  Row Size: 29 lits  1 27 lits
W [V 0 VPN  PPN  V 0 VPN  PPN   W  V 0 VPN  PPN  V 0 VPN  PPN   1   22   17   22   1
We hanto liep   U/V/O/VPN/PPN 1-1/- ware three)  We hanto liep   U/V/O/VPN/PPN 1-1/-  Front of the life of each entry   4x (2+1+1+22+17) = 4x43 = 172 bits  Answer > Why u=2 bits?

VM Size = 4KB - 212, PM Size = 2KK-72" Popesise= exxXB -> 1x210=28

No. of PM Pyo = 2" = 23 No. of VM Pass = 2 = 16

140	VM	Address	PM	Address	p
1	Manufacture	2004			

do	NW WAgen	A Line of the last
1	084	284 SW
2	OFO	250
2	2 AO	2A0
<i>S</i> =	2AC	1AC SW
4	4AC	OAC
5	0 cc	2°C
6	244	494 SW
7	800	700
250	galah	

1111		1
	The state of the s	
1110	make a second se	AND SHALL
1101	and the later was a second to the second	
1100		
1011	10 111	120 MARIE 74
1010	processing of the second security	parametra d
1001	Andrew Control of the Lot of the	3 der parties
1001	No. of the State o	0.07.78.78.78.87
0111		-marina a
0110	) Landaniero	(MPdblan)
010		00
0,0	0	
00	1 January Marie	neroscorer Co
00	10	- INTERNATIONAL SOL

TLB Contact Progress as we access memory YPN & PPN ore shown in decimal

0

1114
No. V D VPN PPN V D VPN PPN W Shift comply nos, 2nd hid x 00000000000000000000000000000000000

**CS224 FALL 2024** QUIZNO.4/(ce.162 motulos

**Student Name/Section:** 

**Student Name/Section:** 

Date: Dec 17, 24

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign here:

RULES: Two students work together. You can only use your notes, textbook, slides, and greencard.

- 1. A computer has a cache of 64KB with a block size of 64 Bytes. Assume that the main memory of size 256MB. Words are 32 bits and byte-addressable.
- If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly explain. Man memors 256 MB -> 228

Bloom 8135 AM BAR - Mo. of may 18/00 = 8/00/ 218 more 18/04 Mary 35 pip -> M Ales No. of 10tos (Cache Side)/(NX Block Ere) N=1 direct nossed Tag/seths/ work off. in Bloch/Brite offset in ward

b. If the cache is 4-way associative, what is the address format? Briefly explain.

1) (1=H attice de per por por por por por por Men ) Tagl Set/MOR/BON | Bon: Broth offset in word

what is the address format? Briefly explain. c. If the cache is fully associative, What is the SRAM size in number of bits?

No. of sets=1 No need to indicate set to, Seam 85%

No Lieu is assumed (nonvist)

No O bit is assumed (nonvist)

Four blank

Earn blank

Four blank

1 22 4 2 4 2 4 5120

1 1 22 5120

1 1 22 5120

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478 No LRW is assured (noneit)

2. Consider the following address structure.

2:0w9

tag: 12 bits, set no. (index): 2 bit, word block offset: 2 bit. The words are 4 bytes in length.

What is the physical memory size in KB?

Tos / Set/WBO/BWO
12 2 2 2 -> 18 bits => 28 x210= 256 KB

b. What is the cache data area size in bytes (N= 2, 2-way associative)?

Course date are side = No. of Sep XN X Block Side

> 22x2x(2x2) 27 = 128 bytes

3. For the memory structure given in question 2 assume that N= 1. Consider the following consecutive memory accesses

0x10, 0x18, 0x08, 0x0C0, x50, 0x5C

(0x10 means 0x0..10, the same applies to the other addresses). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement, if needed. Calculate the hit rate.

Direct-necess cause mens Tag/8et/N80/Bn? Moof bits for set no: 2

With N=1 LRW is not needed!

@ 0x10 -> 000 000 -> Toj=00 Set=01 0x18 > 0001 1000 > Tag.00 Set:01 0x08 > 0000 1000 > Tog:00 Set:00 10x00 > 1100 0000 > Tog:00 Set:00 5 0x50 > 0101 0000 > Tog:01 Set:00 10:907E-0011 0x5c -> 01QI

8140,0140 00

Û 16 00 (4)

O 24 Ma

14

(0)

00

00 (5) 11 C/00 0X10 0K 1 0

Û

Add of Oaks

(J

22,1M / DIFE 01,70 00

30X0 00

10

00

**CS224** SPRING 2024 OUIZ NO. 8 4

Student Name/Section: 5 &6

Solutions

**Student Name/Section:** 

Date: May 2, 24

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign

1. A computer has a cache of 32KB with a block size of 32 Bytes. Assume that the main memory of size 128MB. Words are 32 bits and byte-addressable.

a. If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly

No. of blocks = Conchesize / Block Size = 32 KB/32 bytes = (25x21)/25:212 128 MK: 27x220 -> Phys. mem. all size = 27 bits No. of nowy place Block 21x now give = 35 phrs/4 phrs = 5/2=3 plans:

No. of nowy place Block offict / Bite offict

No. of

No. of

No. of

No. of

No. of

b. If the cache is 4-way associative, what is the address format? Briefly explain.

4-way wocinting Mo. of the 210/22 = 20

Tas | 8+ m./w80 | 80 | 14 8 3 2 6 No. of

MBO: mary Block off. Bo: Byte off,

c. If the cache is fully associative, what is the address format? What is the SRAM size?

Fully absociation: no need or set No. => To Iweo 180 Block Stucture: 1/ Tay/Date - 6/15

SRAMSize = No. of block + Block Side: 210 x 273

If we melide D bit Block Structure: D/V/Toy/Date


210x280 no of block

If we want to implement LRN each block must have Too for Blocks) no. of bish LRN blocks | NV/Too/Onto > 10/1/22/32x8 > 2/4 289 6142) per block

2. Consider the following address structure (note that at each memory address one byte is stored, i.e. it is a byte addressable system).

(nBa) tag: 12 bits, set no. (index): 1 bit, word block offset: 1 bit, byte offset: 2 bits.

What is the physical memory size in KB?



**b.** What is the cache memory size in bytes (N=2, 2-way) associative)?



It we also SETTE MARIE ZETTINI


SILAM Sem Side

+4777-21044

c. For N= 2 consider the following consecutive memory accesses 4, 24, 60, 4, 44, 72 (all decimal numbers). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement. Indicate conflict types.

In bin. 4 -> 0×04: 0000 0100

- ② 24 → 0×18 : 0001 1000 ③ 60 → 0×30 : 0000 1000 ④ 4 → 0×04: 0000 1000
- (5) 44 → 0×2C = 0010 1100 (6) 72 → 0×48 = 0100 1000



6 Moy (0000 (ang.

Hit No chaye in cache men. Setth

2.	Consider the following	address structure:		
	tag: 20 bits,	et no. (index): 1 bit, block offs	et: 1 bit, byte offset: 2 t	pits.
a.	What is the physical m	emory size in MB?	24	with a abus.
	Tatal na	emory size in MB?	1= 2 = No.06	My grett
	119121111	22 [ 202]	Wilde	
	$2^{2\gamma} \rightarrow 2$	1×22 -> [16 MB]		
		nory (SRAM) size in bits for (	N= 4, (4-way association	ve)? Note that for
	eviction Randon, repla	cement is used.	Data: Ench	block is 2 wards
na	Block office 2	bit -> 2 ward/block	Suc)	ware it alth
bit				2x4x8 = 64
27 hadad	出言。	4 61011 (N=4)		Mar of SEPX NXBlocky
11600	Ma Block	Structure IVITA Block	SRAM SIDE=	No- of feb X N X Blocks E
	(2)	,,,	- 'L'	Towns are my comment ENTERLY
		we want to use FIFO (First		
		n you implement FIFO? D		
		many bits are required for its i rula for the data structure size i		erent values of N?
	FIFO: Q		0.17 40	
	6	chapter in a	as ester Dainter	17 abouter
109	inter > [0]	^ `	1 (1)	Fight of the little
	10	I all it is defect	s come a versi, it is	0.1.6.3.
	-> 11-11-1	No of bits	needed logall as	is M test cimis
		walthout 5		2
d.	Consider the following	g consecutive memory accesses	X.2	44, 74, 12, 54 (all
	1 1 1 1 1 01	., , , , , ,	1 ' 1' / /1	e type of miss (if
	any) for each memory	access. Use FIFO if needed. A	ssume that N= 2.	
("	44=0x2C ->	0010 1100 -> Gosto!	et mail	at address 44%
)	74=0x4A ->	0100 TO10 -> set you	1194-	at address 448
Lyen of	11-0110	ow the change in the cache is access. Use FIFO if needed. A Bir.  0010 1100 -> Go > to 1  0000 1100 -> Set no.	0	
gifferent )	15 = 0xac	10011 0110 - 3 8th WAY	-	
collector,	54=0x36	0000 1100 -> 8+ 10.		+=7
100	1		+=	2 1

+21

Etgna 11A All memory acception cause compilary wise. => 4 comp. miller

t=0

Lyon

CS224 Fall 2020 QUIZ NO. 5 Solution conscatur look telow

December 23, 2020

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

# 1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
<b>M</b> 1	1w	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. N= 1 (direct mapped cache), block size is 4 words, number of sets is 4.
- a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
- **b.** Draw the structure of a block in terms of its components: V (valid bit), D¹ (dirty bit), Tag, Data. Indicate the size of each field.

What is the total block size in bits?

What is the SRAM size in bits?

What is the cache memory total data field size in bytes?

- c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
- d. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

<sup>&</sup>lt;sup>1</sup> D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

B. Consider the above memory access sequence with the following cache memory structure: N= 2 (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed. Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

## 2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- **a.** What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
- b. What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
- c. Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit, What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
- d. Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- **B.** Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- a. Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	1w	1w	sw	lw	lw	sw	lw

b. Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224 Fall 2020 Duis No.5 Dec- 26 20

1. Cache Hemon

MEPS: Byte addressable word: 4 bate Mah Hum Size = 4GB -> 22x 220= 222 Some information about miss types:

Compulsory Miss: First access to data with a unique tag number.

Conflict Miss: Access to recently used data with the same tag; however, data is evicted and not in the cache anymore.

Capacity Miss: A special type of conflict miss, occurs when the data is recently used, but not in the cache anymore and all the cache is completely full. (not only the set for accessed block, when all the data on all the sets is full)

N=1, Bloch Size: 4 words No. of Jets : 4

a physical man. address structure Settle. worldfred 26 > loga[No. of weeds in block) Lehw Romenia

6 Cache Memory Black Storter

Yhit Olil Toy Oats Ly 4x32=128 bis

Bloch size = 1+1+26+128= 156 tite (= set size)

SPAM size = 4x156 = 624 bits (Cache men + overhead)

Cache Men Total Data Rich Size = No. of sets XNX Bloch Size

C. Carre Men 4 x1 x (4 x 4) = 64 bytes (in Mote) VSA NO Camp. Mice (Compulsons min) MI: MI: 0001 0000 1111 M2:0000 1010 (111 (5m) Comp. Miss D=1 1111 0000 M3 : 0000 Camp. Miss 0101 1100 Will amos M4: 0000 Hit (Ton= Try of MI) 0000 1100 M5: 0001 1111 1100 (SW) Hit (Tox = Top of M3) M6: 0000 M7:0001 1111 1100 (sw) Comp. miss Set no : undolined

M5, M6: HS1 M7: Comp. miss

relevant part is shown Hit Mice Summers First 4: Compulson MRJ

Tay is 32 bits, but asky the

Cache Mem Finel Centert

M4

SETNO

14

10

01

D Tos Dorta

1 0001 11 MZ

\$1 C000

10 0001 00 HI/HS

10 COOD 0

11/4 Pate: 2/7

Our No =/0.1 of 4

1-B Cache Mem. (cart) N=2, Block Size: 2 meds, No. of Jeb: 4 Block Replacement: LRN a. Physical menon address structure Tag Set No: (Index No.) word offert in Black Byte offert in word 27 6. Cache Mem. Bloch Structure y bit D bit Tay Dates Block Size= 1+1+27+64=93 bits Set Size= 2x Block size= 2x93=186 bits -SRAM Size= 4xset Size= 4x18b=744 bit L) But we have one more detail: U bits for cour tel 4 sets xubit size = 4 bits Total Slam Size: 748 bits Note: (No. of u bit) = 1092N = General role for C. Cache Manay Centerts as we access menery from sways: fid n recently occupied block Comp. Miss MI: 0001 0000 [111 in a let. M2: 0000 1010 1111 Comp. MES M3: 0000 1111 0000 Camp. Miss. WS W1 01 N. P.L = 1 M 4: 0000 0101 1100 Comp. Miss M5: 0001 0000 1100 Hit (same data with M1) M6: 0000 1111 1100 M3 10 Ubit=0 M3. Comp. MTD M2 M1 01 4 614:1 M7 = 0001 1111 1100 Comp. miss 100 My = Hit rate = 1/7M2 10 7 M1 = M5 M2 10 M2 10 M2 M5 01 V bit:0 M5: 46 MZ 11 U bit=1 Mb: M3 10 Ubit =0 M3/10 M2 M5 01 MSMS o'ubit:1

Quano 5/1.2 of 4 block

U bit: show not recently account

4 M+ M. ( Chat.)

CS 224, QUA NO. 5 Sd. (cont.)

2. Virtual Memory
2.A. Virti-1 Men Site = 466, Main men Site = 128 MB Pge Cire: LK 232
or VM add. whether PM Add. whether  VPN Por attail  22 10 bib  17 10
Page Table  V o PPN  Row Size: 29 lits  1 27 lits
W [V 0 VPN  PPN  V 0 VPN  PPN   W  V 0 VPN  PPN  V 0 VPN  PPN   1   22   17   22   1
We hanto liep   U/V/O/VPN/PPN 1-1/- ware three)  We hanto liep   U/V/O/VPN/PPN 1-1/-  Front of the life of each entry   4x (2+1+1+22+17) = 4x43 = 172 bits  Answer > Why u=2 bits?

0

Ms	VM	Address	PM	Address	m.
1	Waterburg Contract of the	2004			

do	NW VITTER	AND DESCRIPTION OF THE PARTY OF
1	084	284 SW
2	OFO	250
2	2A0	4A0
5-	2AC	1 AC SW
4	4AC	OAC
5	o cc	2 CC
16	244	444 SW
4	800	700
7	5	and the second

1111	100000000000000000000000000000000000000
1110	and the second s
1101	
1100	
1011	10 111
1010	processing the processing and the processing to
1001	Control of the Contro
100	O Proposition of the Party of t
0111	manufacture of the William St. of the St. of
0110	O James Marine Market
010	1 10000

TLB Contact Projects as we access menors

Quit No. 5/P-4 of 4

CS224 Fall 2020 OUIZ NO. 5 Solution commission lash telows

December 23, 2020

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

## 1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
M1	1w	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. N= 1 (direct mapped cache), block size is 4 words, number of sets is 4.
- a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
- **b.** Draw the structure of a block in terms of its components: V (valid bit), D¹ (dirty bit), Tag, Data. Indicate the size of each field.

What is the total block size in bits?

What is the SRAM size in bits?

What is the cache memory total data field size in bytes?

- c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
- **d**. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

<sup>&</sup>lt;sup>1</sup> D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

B. Consider the above memory access sequence with the following cache memory structure: N= 2 (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed. Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

## 2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- **a.** What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
- b. What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
- c. Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit, What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
- d. Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- **B.** Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- a. Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	1w	1w	sw	lw	lw	sw	lw

b. Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224 Fall 2020 QUIT NO.5 Dec- 26'20 1. Cache Hemory MRPS: Byte addressable Main Hem Size=4GB -> 22x 220=232 word: 4 bates 1.A. Cache Men. N=1, Bloch Size: 4 words No. of Sets=4 a physical man. address strotus Settro. were offsel Byte offset in ward (provided the word) 6616 26 > loga(Na. of wards in block) telw remeins 6. Cache Hemory Block Starton Whit Dist Toy Date Ly 4x32=128 bis Los 61 Lors Bloch size = 1+1+26+128= 156 bits = (= set size) SPAM size = 4x156 = 624 bits (Cache men + overhead) Cache Men Total Date Field Size = No. of sets XNX Block Size 4 x1 x (4x4) = 64 bytes (in Mote) c. Coule her Cache Mem Finel Contents Comp. Mice (Compulsions min) MI: SETNO D Tos Data MI: 0001 0000 IIII 10th (111 (7M) Comb Will D=1 4 0001 11 W.S. 88 M2:0000 10 M2 @1 Copp Comp. Miss 1111 0000 M3 = 0000 10 MY 10 0000 0 Comp. Miss 0101 1100 0001 00 HI/HS Hit (Toy=Try of Mi) 00 M4: 0000 0000 1100 1111 1100 (SW) Hit (Tog = Tog of M3) M5: 0001 Tay is 32 bits, but only the relevant part is shown. M7:0001 1111 1100 (SW) Capacity miss M6: 0000 Hit Mice Summers Mh= Set no : mobilized Frot 4: Comprison Mas M5, M6: Hit

Qua No 5/p. 1 of 4

M7: Capacity Miss Hit late: 2/7

CS224, QVIX NO. T &1. (CM)
N=2, Bloch Size: 2 werds, No. of Jeb: 4 Bloch Replacement: LRM
a. Physical menon address structure
Tag Set Mo: (Index No.) ward offert in Block Gree offert in ward  2  27  Result Showfree
27 64 bits
and Made Site = 2775=100
-SRAM Size= 9xset Size= 9 NOU-1 La But we have one were detail: U bits for each stel
4 sets XV bit size = 4 bits
9 Sty XV Bit
Total Sham Size: 748 bits
when No of u bits) = 1092N = White/set
Cashe Menan Centerts as the way
M1: 0001 0000 IIII COMP. MILL MILL MILL SUNTED
ALT COURS
M4: 0000 0101 1100 Comp. MISS MED MS. MISS MS. MS. MS. MS. MS. MS. MS. MS. MS. M
V 40 000
WY - 0000 1111 1100 COMPANY MICE
N2 - 0001 III 1100 Confin
Het Rate = 0 All mixes My: My 10 U bit=0
M5: M2 N5 01 V 614:0
Mp: M2 M3 10 0 bit = 0  M2 M5 01  M3 M5 01  M3 M5 01  M3 M5 01  M3 M5 01  M4 M5
Quatro 5/1.2 of 4 blich

CS 224, QUA NO. 5 Sd. (cont.)

2. Virtual Memory
2.A. Virti-1 Men Site = 466, Main men Site = 128 MB Pge Cire: LK 232
or VM add. whether PM Add. whether  VPN Por attail  22 10 bib  17 10
Page Table  V o PPN  Row Size: 29 lits  1 27 lits
W [V 0 VPN  PPN  V 0 VPN  PPN   W  V 0 VPN  PPN  V 0 VPN  PPN   1   22   17   22   1
We hanto liep   U/V/O/VPN/PPN 1-1/- ware three)  We hanto liep   U/V/O/VPN/PPN 1-1/-  Front of the life of each entry   4x (2+1+1+22+17) = 4x43 = 172 bits  Answer > Why u=2 bits?

0

Ms	VM	Address	PM	Address	m.
1	Waterburg Contract of the	2004			

do	NW VITTER	ADDRESS OF THE PARTY OF THE PAR
1	084	284 SW
2	OFO	250
2	2A0	4A0
5-	2AC	1 AC SW
4	4AC	OAC
5	o cc	2 CC
16	244	444 SW
4	800	700
7	5	and the second

1111	100000000000000000000000000000000000000
1110	and the second s
1101	
1100	
1011	10 111
1010	processing the state of the sta
1001	Control of the Contro
100	O Proposition of the Party of t
0111	manufacture of the William St. of the St. of
0110	O James Marine Market
010	1 10000

TLB Contact Projects as we access menors

Quit No. 5/P-4 of 4

**CS224 FALL 2024** QUIZNO.4/(ce.162 motulos

**Student Name/Section:** 

**Student Name/Section:** 

Date: Dec 17, 24

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign here:

RULES: Two students work together. You can only use your notes, textbook, slides, and greencard.

- 1. A computer has a cache of 64KB with a block size of 64 Bytes. Assume that the main memory of size 256MB. Words are 32 bits and byte-addressable.
- If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly explain. Man memors 256 MB -> 228

Bloom 8135 AM BAR - Mo. of may 18/00 = 8/00/ 218 more 18/04 Mary 35 pip -> M Ales No. of 10tos (Cache Side)/(NX Block Ere) N=1 direct nossed Tag/seths/ work off. in Bloch/Brite offset in ward

b. If the cache is 4-way associative, what is the address format? Briefly explain.

1) (1=H attice de per por por por por por por Men ) Tagl Set/MOR/BON | Bon: Broth offset in word

what is the address format? Briefly explain. c. If the cache is fully associative, What is the SRAM size in number of bits?

No. of sets=1 No need to indicate set to, Seam 85%

No Lieu is assumed (nonvist)

No O bit is assumed (nonvist)

Four blank

Earn blank

Four blank

1 22 4 2 4 2 4 5120

1 1 22 5120

1 1 22 5120

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478

1 22 6478 No LRW is assured (noneit)

2. Consider the following address structure.

2:0w9

tag: 12 bits, set no. (index): 2 bit, word block offset: 2 bit. The words are 4 bytes in length.

What is the physical memory size in KB?

Tos / Set/WBO/BWO
12 2 2 2 -> 18 bits => 28 x210= 256 KB

b. What is the cache data area size in bytes (N= 2, 2-way associative)?

Course date are side = No. of Sep XN X Block Side

> 22x2x(2x2) 27 = 128 bytes

3. For the memory structure given in question 2 assume that N= 1. Consider the following consecutive memory accesses

0x10, 0x18, 0x08, 0x0C0, x50, 0x5C

(0x10 means 0x0..10, the same applies to the other addresses). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement, if needed. Calculate the hit rate.

Direct-necess cause mens Tag/8et/N80/Bn? Moof bits for set no: 2

With N=1 LRW is not needed!

@ 0x10 -> 000 000 -> Toj=00 Set=01 0x18 > 0001 1000 > Tag.00 Set:01 0x08 > 0000 1000 > Tog:00 Set:00 10x00 > 1100 0000 > Tog:00 Set:00 5 0x50 > 0101 0000 > Tog:01 Set:00 10:907E-0011 0x5c -> 01QI

8140,0140 00

Û 16 00 (4)

O 24 Ma

14

(0)

00

00 (5) 11 C/00 0X10 0K 1 0

Û

Add of Oaks

(J

22,1M / DIFE 01,70 00

30X0 00

10

00

**CS224** SPRING 2024 OUIZ NO. 8 4

Student Name/Section: 5 &6

Solutions

**Student Name/Section:** 

Date: May 2, 24

PLEASE READ - Notes. 1. If you forget to sign below or forget to provide any of the above information 30 points will be taken off. 2. You have to give the answers in full detail you cannot leave them as expressions to be completed. 3. After reading these notes both students must sign

1. A computer has a cache of 32KB with a block size of 32 Bytes. Assume that the main memory of size 128MB. Words are 32 bits and byte-addressable.

a. If the cache is direct mapped, what is the (physical) address format used to access this cache? Briefly

No. of blocks = Conchesize / Block Size = 32 KB/32 bytes = (25x21)/25:212 128 MK: 27x220 -> Phys. mem. all size = 27 bits No. of nowy place Block 21x now give = 35 phrs/4 phrs = 5/2=3 plans:

No. of nowy place Block offict / Bite offict

No. of

No. of

No. of

No. of

No. of

b. If the cache is 4-way associative, what is the address format? Briefly explain.

4-way wocinting Mo. of the 210/22 = 20

Tas | 8+ m./w80 | 80 | 14 8 3 2 6 No. of

MBO: mary Block off. Bo: Byte off,

c. If the cache is fully associative, what is the address format? What is the SRAM size?

Fully absociation: no need or set No. => To Iweo 180 Block Stucture: 1/ Tay/Date - 6/15

SRAMSize = No. of block + Block Side: 210 x 273

If we melide D bit Block Structure: D/V/Toy/Date


210x280 no of block

If we want to implement LRN each block must have Too for Blocks) no. of bish LRN blocks | NV/Too/Onto > 10/1/22/32x8 > 2/4 289 6142) per block

2. Consider the following address structure (note that at each memory address one byte is stored, i.e. it is a byte addressable system).

(nBa) tag: 12 bits, set no. (index): 1 bit, word block offset: 1 bit, byte offset: 2 bits.

What is the physical memory size in KB?



**b.** What is the cache memory size in bytes (N=2, 2-way) associative)?



It we also SETTE MARIE ZETTINI

SCAM STOR

SCAM STOR

SCAM STOR

SCAM STOR

SCAM STOR

SCAM STOR

Tog /Set M/WRO/BO

Block Sturbus (V/Tro) 10-4

Block Sturbus (V/Tro) 1

Sem Side

SILAM

c. For N= 2 consider the following consecutive memory accesses 4, 24, 60, 4, 44, 72 (all decimal numbers). Show the change in the cache memory and indicate the type of miss (if any) for each memory access. Assume LRU for cache replacement. Indicate conflict types.

			$\mathcal{L}$	B1101 -
0 4	)	0×04=	00	00 000


- ② 24 → 0×18 : 0001 1000

  ③ 60 → 0×3c : 0011 1100

  ④ 4 → 0×04: 0000 0100


  ⑤ 44 → 0×2c : 0010 1100

  ⑥ 72 → 0×48: 0100 1000



26+ by





2.	Consider the following	address structure:		
	tag: 20 bits,	et no. (index): 1 bit, block offs	et: 1 bit, byte offset: 2 t	pits.
a.	What is the physical m	emory size in MB?	24	with a abus.
	Tatal na	emory size in MB?	1= 2 = No.06	My grett
	119121111	22 [ 202]	Wilde	
	$2^{2\gamma} \rightarrow 2$	1×22 -> [16 MB]		
		nory (SRAM) size in bits for (	N= 4, (4-way association	ve)? Note that for
	eviction Randon, repla	cement is used.	Data: Ench	block is 2 wards
na	Block office 2	bit -> 2 ward/block	Suc)	ware it alth
bit				2x4x8 = 64
27 hadad	出言。	4 61011 (N=4)		Mar of SEPX NXBlocky
11600	Ma Block	Structure IVITA Block	SRAM SIDE=	No- of feb X N X Blocks E
	(2)	,,,	- 'L'	Towns are my comment ENTERLY
		we want to use FIFO (First		
		n you implement FIFO? D		
		many bits are required for its i rula for the data structure size i		erent values of N?
	FIFO: Q		0.17 40	
	6	chapter in a	as ester Dainter	17 abouter
109	inter > [0]	^ `	1 (1)	Fight of the little
	10	I all it is defect	s come a versi, it is	0.1.6.3.
	-> 11-11-1	No of bits	needed logall as	is M test cimis
		walthout 5		2
d.	Consider the following	g consecutive memory accesses	X.2	44, 74, 12, 54 (all
	1 1 1 1 1 01	., , , , , ,	1 ' 1' / /1	e type of miss (if
	any) for each memory	access. Use FIFO if needed. A	ssume that N= 2.	
("	44=0x2C ->	0010 1100 -> Gosto!	et mail	at address 44%
)	74=0x4A ->	0100 TO10 -> set you	1194-	at address 448
Lyen of	11-0110	ow the change in the cache is access. Use FIFO if needed. A Bir.  0010 1100 -> Go > to 1  0000 1100 -> Set no.	0	
gifferent )	15 = 0xac	10011 0110 - 3 8th WAY	-	
collector,	54=0x36	0000 1100 -> 8+ 10.		+=7
100	1		+=	2 1

+21

Etgna 11A All memory acception cause compilary wise. => 4 comp. miller

t=0

Lyon

CS224 Fall 2020 QUIZ NO. 5 Solution conscatur look telow

December 23, 2020

PLEASE READ: 1. Only handwritten answers are accepted. 2. Convert your handwritten answers to pdf and upload one pdf file to Moodle. Make sure that you answer the questions in the order they are given. Provide a neat work and make sure that your answers are numbered and in the order of questions and distinguishable from each other. Do not miss the deadline.

# 1. Cache Memory

Consider a processor with an architecture similar to MIPS: byte addressable, words are 4 bytes, main memory size is 4 GB.

For the sections A and B below consider the following memory accesses with the given memory addresses. The table shows that for a word that contains a value represented with M1 is at memory location 0X10F and it is accessed for a lw instruction.

Memory Content	Used For instruction	Memory Address in Hex	Memory Address in Binary
<b>M</b> 1	1w	10F	0001 0000 1111
M2	sw	0AF	0000 1010 1111
M3	lw	0F0	0000 1111 0000
M4	lw	05C	0000 0101 1100
M5	lw	10C	0001 0000 1100
M6	sw	0FC	0000 1111 1100
M7	sw	1FC	0001 1111 1100

- A. Consider the following cache memory configuration for the above memory accesses. N= 1 (direct mapped cache), block size is 4 words, number of sets is 4.
- a. Give the physical (main) memory address structure as it will be used to access the cache memory. Draw a simple figure and indicate the name and size of each subfield in terms of number of bits.
- **b.** Draw the structure of a block in terms of its components: V (valid bit), D¹ (dirty bit), Tag, Data. Indicate the size of each field.

What is the total block size in bits?

What is the SRAM size in bits?

What is the cache memory total data field size in bytes?

- c. Show the final contents of the cache memory in a figure in terms of its subfield after accessing memory locations in the order given above. Give the values of tag etc. in bits, show block data contents in terms of M1, M2 etc.
- d. For each memory access indicate if it is a hit or miss. Give the miss type for each case. What is the hit rate?

<sup>&</sup>lt;sup>1</sup> D bit indicates if the block content is modified during execution time and if it so when that block is emptied due to a conflict its content is written back to physical memory.

B. Consider the above memory access sequence with the following cache memory structure: N= 2 (2-way associative cache), block size is 2 words, number of sets is 4. For block replacement LRU is used. To support the LRU policy the U bit is used as illustrated in the textbook (slides). In your answer include the U bit when needed. Answer all sub questions of the question A given above, so in your answers you will have the sub questions B.a, ..., B.d.

## 2. Virtual Memory

- A. Consider a virtual memory structure of size 4 GB. The physical (main) memory size is given as 128 MB. The page size is 1 KB.
- **a.** What is the virtual memory address structure in terms of its components and sizes (in bits)? Give a figure for the structure.
- b. What is the structure of one row of the page table? Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Give a figure for the structure.
- c. Now consider a 2-way (2-entry) TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit, What is its total size? Assume that LRU is used for replacement. Use the minimum number of U bits.
- d. Now consider a 4-way TLB structure. Draw the structure of the TLB. Give it in terms of its subfield names and sizes in bits. Consider both D: dirty and V: bit. What is the size of one row in number of bits. Draw it. Assume that LRU is used for replacement. Use two U bits for each entry of the TLB (we need 2 U bits since it is it is 4-way: we have to keep track of the utilization age of each of the 4 ways).
- **B.** Consider a virtual memory environment of size 4KB with page size of 0.25 KB. Physical memory size is 2KB. (This part is independent of question 2.A.)
- a. Consider the following memory accesses from left to right. Show the final content of the memory page table including the V bit and D bit after performing "all" memory accesses. For unknown entries assume 0 values.

Memory Access No.	1	2	3	4	5	6	7	8
Virtual Memory Address	0B4	0F0	2A0	2AC	4AC	0CC	244	B00
Physical Memory Address	2B4	2F0	4A0	4AC	0AC	2CC	444	700
Instruction Executed	sw	1w	1w	sw	lw	lw	sw	lw

b. Consider a TLB structure with two entries and with LRU replacement policy. Draw the TLB include D and U bits. Show the size of each component in number of bits. What is total size in terms of number of bits?

Show TLB contents in hexadecimal after "each" memory access. Indicate if a memory access produces a hit or miss for the TLB contents. State the type of each miss.

CS224 Fall 2020 Duis No.5 Dec- 26 20

1. Cache Hemon

MEPS: Byte addressable word: 4 bate Mah Hum Size = 4GB -> 22x 220= 222 Some information about miss types:

Compulsory Miss: First access to data with a unique tag number.

Conflict Miss: Access to recently used data with the same tag; however, data is evicted and not in the cache anymore.

Capacity Miss: A special type of conflict miss, occurs when the data is recently used, but not in the cache anymore and all the cache is completely full. (not only the set for accessed block, when all the data on all the sets is full)

N=1, Bloch Size: 4 words No. of Jets : 4

a physical man. address structure Settle. worldfred 26 > loga[No. of weeds in block) Lehw Romenia

6 Cache Memory Black Storter

Yhit Olil Toy Oats Ly 4x32=128 bis

Bloch size = 1+1+26+128= 156 tite (= set size)

SPAM size = 4x156 = 624 bits (Cache men + overhead)

Cache Men Total Data Rich Size = No. of sets XNX Bloch Size

C. Carre Men 4 x1 x (4 x 4) = 64 bytes (in Mote) VSA NO Camp. Mice (Compulsons min) MI: MI: 0001 0000 1111 M2:0000 1010 (111 (5m) Comp. Miss D=1 1111 0000 M3 : 0000 Camp. Miss 0101 1100 Will amos M4: 0000 Hit (Ton= Try of MI) 0000 1100 M5: 0001 1111 1100 (SW) Hit (Tox = Top of M3) M6: 0000 M7:0001 1111 1100 (sw) Comp. miss Set no : undolined

M5, M6: HS1 M7: Comp. miss

relevant part is shown Hit Mice Summers First 4: Compulson MRJ

Tay is 32 bits, but asky the

Cache Mem Finel Centert

M4

SETNO

14

10

01

D Tos Dorta

1 0001 11 MZ

\$1 C000

10 0001 00 HI/HS

10 COOD 0

11/4 Pate: 2/7

Our No =/0.1 of 4

1-B Cache Mem. (cart) N=2, Block Size: 2 meds, No. of Jeb: 4 Block Replacement: LRN a. Physical menon address structure Tag Set No: (Index No.) word offert in Black Byte offert in word 27 6. Cache Mem. Bloch Structure y bit D bit Tay Dates Block Size= 1+1+27+64=93 bits Set Size= 2x Block size= 2x93=186 bits -SRAM Size= 4xset Size= 4x18b=744 bit L) But we have one more detail: U bits for cour tel 4 sets xubit size = 4 bits Total Slam Size: 748 bits Note: (No. of u bit) = 1092N = General role for C. Cache Manay Centerts as we access menery from sways: fid n recently occupied block Comp. Miss MI: 0001 0000 [111 in a let. M2: 0000 1010 1111 Comp. MES M3: 0000 1111 0000 Camp. Miss. WS W1 01 N. P.L = 1 M 4: 0000 0101 1100 Comp. Miss M5: 0001 0000 1100 Hit (same data with M1) M6: 0000 1111 1100 M3 10 Ubit=0 M3. Comp. MTD M2 M1 01 4 614:1 M7 = 0001 1111 1100 Comp. miss 100 My = Hit rate = 1/7M2 10 7 M1 = M5 M2 10 M2 10 M2 M5 01 V bit:0 M5: 46 MZ 11 U bit=1 Mb: M3 10 Ubit =0 M3/10 M2 M5 01 MSMS o'ubit:1

Quano 5/1.20 + 4 block

U bit: show not recently account

4 M+ M. ( Chat.)

CS 224, QUA NO. 5 Sd. (cont.)

2. Virtual Memory
2.A. Virti-1 Men Site = 466, Main men Site = 128 MB Pge Cire: LK 232
or VM add. whether PM Add. whether  VPN Por attail  22 10 bib  17 10
Page Table  V o PPN Pow Size : 29 lits  1 27 bits
W [V 0 VPN  PPN  V 0 VPN  PPN   W  V 0 VPN  PPN  V 0 VPN  PPN   1   22   17   22   1
We hanto liep   U/V/O/VPN/PPN 1-1/- ware three)  We hanto liep   U/V/O/VPN/PPN 1-1/-  Front of the life of each entry   4x (2+1+1+22+17) = 4x43 = 172 bits  Answer > Why u=2 bits?

0

Ms	VM	Address	PM	Address	m.
1	Waterburg Contract of the	2004			

do	NW VITTER	ADDRESS OF THE PARTY OF THE PAR
1	084	284 SW
2	OFO	250
2	2A0	4A0
5-	2AC	1 AC SW
4	4AC	OAC
5	o cc	2 CC
16	244	444 SW
4	800	700
7	5	and the second

1111	-
1110	and the second s
1101	- Andrew Constitution of the Constitution of t
1100	
1011	10 111
1010	processing with the state of th
1001	
100	O Pro
0111	manufacture of the William State of the Stat
0110	O James and Carlotte and Carlot
010	1 10000

TLB Contact Projects as we access menors

Quit No. 5/P-4 of 4