

# Laboratorio di Sistemi Digitali M A.A. 2010/11



6 - Esercitazione Tetris:

**View** 

**Primiano Tucci** primiano.tucci@unibo.it

www.primianotucci.com


### **Agenda**

- Il view deve compiere una sola macro-operazione: a fronte della richiesta REDRAW, deve ridisegnare la scena.
- Le micro-operazioni da compiere sono, in sequenza:
- (1) CLEAR del framebuffer; (2) disegno del perimetro della board; (3) disegno dei singoli blocchi della board (ove presenti); (4) FLIP del framebuffer
- Ogni operazione sul framebuffer può essere eseguita previa verifica del segnale READY
- Assumete di avere abbastanza tempo per disegnare la board, ovvero, tra quando viene asserito il segnale REDRAW e quando finite di disegnare la board, il contenuto della board rimane invariato.



# Specifiche per il disegno della board

(X=0; Y=0) AREA SCHERMO (Spazio delle coordinate XY)




#### **Costanti VHDL:**

constant LEFT\_MARGIN : integer constant TOP\_MARGIN : integer; constant BLOCK\_SIZE : integer; constant BLOCK\_SPACING : integer;


Bordo scacchiera

### **Obiettivo**





### **State Chart**



### VHDL Entità View

```
entity Tetris View is
   port
        CLOCK
                     : in std logic;
                     : in std logic;
        RESET N
        REDRAW
                     : in std logic;
        FB READY : in std logic;
        FB CLEAR : out std logic;
        FB_DRAW_RECT : out std_logic;
        FB DRAW LINE : out std_logic;
        FB FILL RECT
                    : out std logic;
        FB_FLIP
                     : out std logic;
        FB COLOR
                     : out color_type;
        FB X0
                     : out xy coord type;
        FB_Y0
                     : out xy coord type;
                     : out xy coord_type;
        FB X1
        FB Y1
                     : out xy coord type;
        QUERY CELL : out block pos type;
        CELL CONTENT : in board cell type
end entity;
```

```
library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
use work.tetris_package.all;
use work.vga_package.all;
```

# VHDL Architettura (1/4)

```
architecture RTL of Tetris_View is
  constant LEFT_MARGIN : integer := 8; -- Margine tra board e schermo
  constant TOP_MARGIN : integer := 8; -- IDEM (margine alto)
  constant BLOCK_SIZE : integer := 20; -- Dimensione singolo blocco
  constant BLOCK_SPACING : integer := 1; -- Dimensione singolo blocco
  type state_type is (IDLE, WAIT_FOR_READY, DRAWING);
  type substate type is
       (CLEAR SCENE, DRAW BOARD OUTLINE, DRAW BOARD BLOCKS, FLIP FRAMEBUFFER);
  signal state : state_type;
  signal substate : substate_type;
  signal query cell r : block pos type;
begin
  QUERY_CELL <= query_cell_r;
```



DEIS - DEPARTMENT OF ELECTRONICS, COMPUTER ENGINEERING AND SYSTEMS

# VHDL Architettura (2/4)

```
process(CLOCK, RESET N)
   begin
        if (RESET N = '0') then
                state
                                <= IDLE;
                substate
                                <= CLEAR SCENE;
                FB CLEAR <= '0';
                FB_DRAW_RECT <= '0';
                FB_DRAW_LINE <= '0';
                FB_FILL_RECT <= '0';</pre>
                         <= '0';
                FB FLIP
                query cell r.col <= 0;
                query cell r.row <= 0;
        elsif (rising_edge(CLOCK)) then
                FB CLEAR <= '0';
                FB_DRAW_RECT <= '0';</pre>
                FB_DRAW_LINE <= '0';
                FB FILL RECT <= '0';
                FB FLIP <= '0';
```

Uscite attive solo per un periodo di clock, quando "smentite" (più sotto)

### VHDL Architettura (3/4)

```
case (state) is
  when IDLE =>
    if (REDRAW = '1') then
      state <= DRAWING;</pre>
      substate <= CLEAR SCENE;</pre>
    end if;
  when WAIT FOR READY =>
    if (FB READY = '1') then
      state <= DRAWING;</pre>
    end if;
  when DRAWING =>
    state <= WAIT FOR READY;</pre>
```

Ogni operazione grafica fatta nello stato DRAWING per default transita (al clock successivo) in WAIT\_FOR\_READY

```
case (substate) is
    when CLEAR SCENE =>
      FB_COLOR <= COLOR_BLACK;
      FB CLEAR <= '1';
      substate <= DRAW_BOARD_OUTLINE;</pre>
    when DRAW BOARD OUTLINE =>
      FB COLOR <= COLOR RED;
      FB X0 <= LEFT MARGIN;
      FB Y0 <= TOP MARGIN;
      FB X1 <= LEFT MARGIN +
      (BOARD_COLUMNS * BLOCK_SIZE);
      FB Y1 <= TOP MARGIN + (BOARD ROWS *
      BLOCK_SIZE);
      FB DRAW RECT <= '1';
      substate <= DRAW BOARD_BLOCKS;</pre>
    when DRAW BOARD BLOCKS => Slide successiva
    when FLIP_FRAMEBUFFER =>
      FB FLIP <= '1';
      state
               <= IDLE;
```

## VHDL Architettura (4/4)

```
when DRAW BOARD BLOCKS =>
  if(CELL CONTENT.filled = '1') then
    FB COLOR <= Lookup color(CELL CONTENT.shape);</pre>
    FB X0 <= LEFT MARGIN + (query cell r.col * BLOCK SIZE) + BLOCK MARGIN;
    FB Y0 <= TOP MARGIN + (query cell r.row * BLOCK SIZE) + BLOCK MARGIN;
    FB_X1 <= LEFT_MARGIN + (query_cell_r.col * BLOCK_SIZE) + BLOCK_SIZE - BLOCK_MARGIN;
    FB_Y1 <= TOP_MARGIN + (query_cell_r.row * BLOCK_SIZE) + BLOCK_SIZE - BLOCK_MARGIN;
    FB FILL RECT <= '1';
  end if;
  if (query_cell_r.col /= BOARD_COLUMNS-1) then
    query cell r.col <= query cell r.col + 1;</pre>
  else
    query cell r.col <= 0;
    if (query cell r.row /= BOARD ROWS-1) then
        query cell r.row <= query cell r.row + 1;
    else
        query cell r.row <= 0;
        substate <= FLIP FRAMEBUFFER;</pre>
    end if;
  end if;
```