

Context & Activity RecognitionApplication Note



Application Note - Context & Activity Recognition Feature Set

Document revision 1.0

Document number BST-BMI270-AN000-01

Document valid for 0 273 017 008

Notes Data and descriptions in this document are subject to change without

notice. Product photos and pictures are for illustration purposes only

and may differ from the real product appearance

Index of Contents

1.	Intro	ductionduction	6
	1.1.	Context & Activity Recognition	6
2.	Quic	k Start Guide	7
	2.1.	Note about using BMI270	7
	2.2.	First application setup examples algorithms:	7
3.	Func	tional Description and Features	11
	3.1.	System Configurations	11
	3.2.	Block Diagram	11
	3.3.	Power-On-Reset (POR) and Device Initialization	12
	3.4.	FIFO	13
	3.5.	Advanced Features	
		Step counter / detector (Wrist-worn) Configuration	
		Advanced Activity Recognition	18
		General Interrupt Pin Configuration	19
		Electrical Interrupt Pin Behavior	19
		Interrupt Pin Mapping	19
4.	Regi	ster Description	20
	4.1.	General Remarks	20
	4.2.	Register Map	21
		Register (0x00) CHIP_ID	26
		Register (0x02) ERR_REG	26
		Register (0x03) STATUS	27
		Register (0x04) DATA_0	27
		Register (0x05) DATA_1	27
		Register (0x06) DATA_2	28
		Register (0x07) DATA_3	28

Register (0x08) DATA_4	28
Register (0x09) DATA_5	28
Register (0x0A) DATA_6	29
Register (0x0B) DATA_7	29
Register (0x0C) DATA_8	29
Register (0x0D) DATA_9	29
Register (0x0E) DATA_10	30
Register (0x0F) DATA_11	30
Register (0x10) DATA_12	30
Register (0x11) DATA_13	30
Register (0x12) DATA_14	31
Register (0x13) DATA_15	31
Register (0x14) DATA_16	31
Register (0x15) DATA_17	31
Register (0x16) DATA_18	32
Register (0x17) DATA_19	32
Register (0x18) SENSORTIME_0	32
Register (0x19) SENSORTIME_1	32
Register (0x1A) SENSORTIME_2	33
Register (0x1B) EVENT	33
Register (0x1C) INT_STATUS_0	34
Register (0x1D) INT_STATUS_1	34
Register (0x1E) SC_OUT_0	34
Register (0x1F) SC_OUT_1	34
Register (0x20) Reserved	35
Register (0x21) INTERNAL_STATUS	35
Register (0x22) TEMPERATURE_0	36
Register (0x23) TEMPERATURE_1	36
Register (0x24) FIFO_LENGTH_0	36
Register (0x25) FIFO_LENGTH_1	37
Register (0x26) FIFO_DATA	37
Register (0x2F) FEAT PAGE	37

Register (0x30) FEATURES[16]	38
Register (0x40) ACC_CONF	45
Register (0x41) ACC_RANGE	46
Register (0x42) GYR_CONF	47
Register (0x43) GYR_RANGE	48
Register (0x44) AUX_CONF	48
Register (0x45) FIFO_DOWNS	49
Register (0x46) FIFO_WTM_0	50
Register (0x47) FIFO_WTM_1	50
Register (0x48) FIFO_CONFIG_0	50
Register (0x49) FIFO_CONFIG_1	51
Register (0x4A) SATURATION	52
Register (0x4B) AUX_DEV_ID	52
Register (0x4C) AUX_IF_CONF	53
Register (0x4D) AUX_RD_ADDR	53
Register (0x4E) AUX_WR_ADDR	54
Register (0x4F) AUX_WR_DATA	54
Register (0x52) ERR_REG_MSK	54
Register (0x53) INT1_IO_CTRL	55
Register (0x54) INT2_IO_CTRL	55
Register (0x55) INT_LATCH	56
Register (0x56) INT1_MAP_FEAT	56
Register (0x57) INT2_MAP_FEAT	56
Register (0x58) INT_MAP_DATA	56
Register (0x59) INIT_CTRL	57
Register (0x5B) INIT_ADDR_0	57
Register (0x5C) INIT_ADDR_1	57
Register (0x5E) INIT_DATA	58
Register (0x5F) INTERNAL_UC_STATUS	58
Register (0x68) AUX_IF_TRIM	58
Register (0x69) GYR_CRT_CONF	59
Register (0x6A) NVM_CONF	59

		Register (0x6B) IF_CONF	59
		Register (0x6C) DRV	60
		Register (0x6D) ACC_SELF_TEST	60
		Register (0x6E) GYR_SELF_TEST_AXES	61
		Register (0x70) NV_CONF	61
		Register (0x71) OFFSET_0	62
		Register (0x72) OFFSET_1	62
		Register (0x73) OFFSET_2	62
		Register (0x74) OFFSET_3	62
		Register (0x75) OFFSET_4	63
		Register (0x76) OFFSET_5	63
		Register (0x77) OFFSET_6	63
		Register (0x7C) PWR_CONF	64
		Register (0x7D) PWR_CTRL	64
		Register (0x7E) CMD	65
5.	Lega	l disclaimer	66
	5.1.	Engineering samples	66
	5.2.	Product use	66
	5.3.	Application examples and hints	66
6.	Docu	ment History and Modification	67

1. Introduction

BMI270 is an ultra-low power IMU optimized for wearable applications. The IMU combines precise acceleration and angular rate measurement with intelligent on-chip motion-triggered interrupt features. The 6-axis sensor combines a 16-bit triaxial gyroscope and a 16-bit triaxial accelerometer in a compact $2.5 \times 3.0 \times 0.8 \text{ mm}$ 3 LGA package

BMI270 is a member of Bosch Sensortec's BMI260 family of IMUs, targeting fast and accurate inertial sensing in wearable applications. BMI270 features Bosch's automotive-proven gyroscope technology with an improved accelerometer. Significant improvements in BMI270 include, but are not restricted to, the overall accelerometer performance, i.e. an extremely low zero-g offset and sensitivity error, low temperature drifts, robustness over PCB strain and a low noise density.

BMI270 features the industry's first self-calibrating gyroscope using motionless CRT (Component Re-Trimming) functionality to compensate MEMS typical soldering drifts, ensuring post-soldering sensitivity errors down to \pm 0.4%.

BMI270 includes intuitive gesture, context and activity recognition with an integrated plug-and-play step counter/detector, which is optimized for accurate step counting in wrist-worn devices. The IMU is also well suited for other types of wearable devices, such as hearables, smart clothes, smart shoes, smart glasses and ankle bands.

BMI270 is available in two application-specific versions: gesture and context & activity. The 'gesture' version includes flick in/out, arm up/down, and wrist tilt features. The 'context and activity' version has advanced features for recognizing context activity and activity change, for example standing, walking and log car parking by detecting the activity change.

1.1. Context & Activity Recognition

This application note describes the context and activity recognition features of BMI270. The Context firmware image supports the following features: Step counter / detector and Activity recognition

For complete details regarding BMI270 specifications (e.g. pin-out, power modes, self-test, offset/sensitivity error compensation, temperature sensor, Sensor Time, FIFO and CRT), Digital interfaces (primary/secondary), landing pattern, HSMI and sensor API refer the following:

https://www.bosch-sensortec.com/products/motion-sensors/imus/bmi270.html

https://www.bosch-sensortec.com/media/boschsensortec/downloads/datasheets/bst-bmi270-ds000.pdf

https://github.com/BoschSensortec

2. Quick Start Guide

The purpose of this section is to help developers who want to start working with BMI270 by giving some basic hands-on application examples to get started.

2.1. Note about using BMI270

The communication between application processor and BMI270 will happen either over I2C or SPI interface.

Each register read operation includes dummy bytes:

- I2C: 0
- SPI: 1

For simplicity the dummy bytes are not shown in the examples below.


Before starting the test, BMI270 has to be properly connected to the master (AP) and powered up. The device is configured for advance power save mode after POR or soft reset. For details on the interface operation in advanced power save mode, see the description of Register PWR CONF.adv power save For more information about the interfaces, see BMI270 data sheet

2.2. First application setup examples algorithms:


After correct power up by setting the correct voltage to the appropriate external pins, BMI270 enters automatically into the Power On Reset (POR) sequence. In order to properly use BMI270, certain steps from host processor front are needed. The most typical operations will be explained in the following application examples in form of flow diagrams.

1. Testing communication and initializing BMI270

a. Reading chip id CHIP_ID (0x24) (checking correct communication). The interface is coming up configured for I2C, the initial dummy read configures it to SPI.




b. Performing initialization sequence¹



 $^{^{1} \} The \ bmi270_config_file \ in \ https://github.com/BoschSensortec/BMI270-Sensor-API/blob/master/bmi270.c$

c. Checking the correct initialization status




Note: To configure BMI270 in Low-power mode / Normal mode / Performance mode refer BMI270 data sheet

3. Functional Description and Features


3.1. System Configurations

BMI270 has 14 external I/F pins and supports the SPI and I2C protocols on its primary interface to the host system. BMI270 supports on its secondary interface (I2C master) an auxiliary sensor configuration (e.g. a magnetometer) configuration or an external OIS interface. Both configurations work independent of the configuration (SPI/I2C) of the primary interface. If the secondary I/F is configured as AUX I/F, the sensor data of the IMU and the AUX sensor are synchronized.



3.2. Block Diagram

BMI270



For details regarding Supply Voltage, see BMI270 data sheet

Note:

OIS sensor enable

In BMI270C, the sensors could be enabled or disabled by primary interface and not by OIS itself. Accel and Gyro data are available on Secondary IF but there is no option to configure it from secondary

3.3. Power-On-Reset (POR) and Device Initialization

During POR the voltages VDD/VDDIO are ramped to their respective target values. After reaching the target supply voltages, all registers are accessible after a delay of $450 \mu s$.

After every POR or soft reset, the IMU remains in suspend mode. To get ready for operation the device must be initialized through the following procedure:

- Disable advanced power save mode: PWR CONF.adv power save =0b0
- Wait for 450 μs (or 12 LSB of SENSORTIME_0)
- Write INIT_CTRL.init_ctrl = 0x00 to prepare config load
- Upload configuration file
 - Burst write 8 kB initialization data to Register INIT DATA (start with byte 0 of initialization data)². This requires ca. 6.6 ms at 10 MHz SPI I/F frequency. The configuration file bmi270_config_file is available on GitHub (https://github.com/BoschSensortec/BMI270-Sensor-API/blob/master/bmi270.c)
 - Optionally: Burst read configuration file from Register <u>INIT_DATA</u> and check correctness by comparing it to the data written to the register in the previous step.
- Write <u>INIT_CTRL.init_ctrl</u> = 0x01 to complete config load.
 Note: This operation must not be performed more than once after POR or soft reset.
- Wait until Register <u>INTERNAL_STATUS.message</u> contains the value 0b0001. This will happen after at most 20 ms.

After the initialization sequence is completed, the power mode of the device is automatically set to "Configuration mode". Now it is possible to switch to other power modes and the device is ready for operation as required and described in the following sections.

For details regarding switching to power modes, Sensor Data (Accel/Gyro and data processing in different modes) and possible filter settings, see BMI270 data sheet

-

² If the maximum burst write length of the host is less than 8 kB the initialization data can be written in smaller chunks. Between two write operations the Registers INIT ADDR 0 and INIT ADDR 1 need to be incremented by the length of the first chunk write operation in bytes/2.

3.4. **FIFO**

BMI270 supports the following FIFO operating modes:

- · Streaming mode: overwrites oldest data on FIFO full condition
- FIFO mode: discards newest data on FIFO full condition

The FIFO size is 2048 byte and supports the following interrupts:

- FIFO full interrupt
- FIFO watermark interrupt

FIFO is enabled for accelerometer data with <u>FIFO_CONFIG_1.fifo_acc_en</u>=0b1, for gyroscope data with <u>FIFO_CONFIG_1.fifo_gyr_en</u>=0b1, and auxiliary interface (e.g. magnetometer) data with <u>FIFO_CONFIG_1.fifo_aux_en</u>=0b1 (0b0=disabled).

The FIFO may be used in all power modes of BMI270. For further details on FIFO refer Chapter 4.7 of BMI270 data sheet

Bit	7	6	5	4	3	2	1	0
Content	fh_mode<	1:0>	fh_parm<	3:0>			reserved	

FIFO header contains information on fh_mode and fh_param as shown by bit-field definition.

fh_mode<1:0>	Definition	fh_parm <3:0>
0b10	Regular	Enabled sensors
0b01	Control	Control opcode
0b11	Context	Size of frame = 2
0b00	Reserved	Na

In BMI270C, activity recognition feature updates the activity change status in FIFO as context frames having 7 bytes:

- 1 byte header (0xC8)
- 4 bytes timestamp, expressed in number of 50Hz ticks
- 1 byte Previous activity type (0-Others, 1-Still, 2-Walk, 3-Run, 4-Bicycling, 5-Invehicle)
- 1 byte Current activity type (0-Others, 1-Still, 2-Walk, 3-Run, 4-Bicycling, 5-Invehicle)

Context frame is written by activity recognition feature only when a change in activity is detected. There is no fixed frequency at which context frames are written.

3.5. Advanced Features

Global Configuration

The configuration of the interrupt feature engine is described in the Registers <u>FEATURES</u>. These registers are partitioned into several pages, the page valid for the next read or write to the Registers <u>FEATURES</u> is selected by the Register <u>FEAT_PAGE.page</u>. Writes to a <u>FEATURES</u> register must be 16-bit word oriented, i.e. writes should start at an even address (2m) and the last byte written should be at an odd address (2n+1), where 0x30<=2m<=2n<0x3F. If the write start address is less than 0x30 the write may start at any address (see example 4 below), if the end address is greater than 0x3F, it may stop at any address. Make sure the sensor is initialized properly before the feature configuration is performed

Some features generate interrupts. <u>INT1_MAP_FEAT</u> and <u>INT2_MAP_FEAT</u> configure these features. <u>INT STATUS</u> 0 reports the interrupt source.

In order to minimize the power consumption or to enable always-on motion sensing, all advanced features (algorithms) rely on accelerometer data samples.

Accelerometer operation mode

When the accelerometer is configured to be in performance mode (<u>ACC_CONF.acc_filter_perf</u> is 0b1), consecutive samples are measured at maximum output data rate (ODR) with samples equi-spaced in time. The processing of the feature engine is carried out correctly ensuring the functional performance. When the operational mode of accelerometer is set to Performance mode, user ODR and bandwidth settings have no influence on processing of feature engine.

When the configuration of the accelerometer is set to duty-cycling mode, i.e. performance mode is disabled (<u>ACC_CONF.acc_filter_perf</u> is 0b0), consecutive samples may not be measured at maximum ODR and are not equi-spaced in time. For feature engine to work correctly, user ODR and/or bandwidth settings must comply with the following requirements:

1. The user ODR shall be >= 50Hz when any feature is enabled.

In case of non-fulfillment of the user ODR requirement in BMI270, the features are still evaluated with the acceleration samples at lower sample rate.

Error Interrupts

BMI270 supports an error interrupt, which triggers if BMI270 cannot be recovered without a softrest or a POR. This error interrupt is enabled through INT_MAP_DATA. The interrupt status is available in INT_STATUS 1.err int. After restarting BMI270 a device reinitialization must be done.

Step Counter / Step Detector

Step detector feature performs the detection of step taken by the user while walking, running, stair walking, etc. using the tri-axial acceleration signal. Realization of the Step detection functionality is in compliance to the requirements of Android 4.4 and above as described under Step Detector to report the step detect with low latency. Precise optimization of the parameters defining the functional behaviour of the step detector algorithm for the device position on the user body as "Wrist" assures the best step detection performance.

Step counter extends the functionality of the step detector by implementation of additional step validation approach and hence yielding the higher accuracy at the cost of slight increase in reporting delay. Step counter implementation complies with the requirements of Android 4.4 and higher stated under Step Counter. The approach of step validation rejects or accepts the detected step as legitimate step for counting by analyzing the regularity of occurrence and dynamicity of the scenario.

Step detection and counting features are facilitated to work in parallel with full independence. However, the feature interrupt engine reports the status of step detection and watermark interrupt of step counter on the multiplexed interrupt line. Hence, the functionalities of step detection and watermark interrupt for step counter are mutually exclusive.

Step Counter:

Step counter feature can be activated by setting the <u>SC_26.en_counter</u>. The step counter reports the number of steps taken by the user since the first activation of the feature without any reset. The step counts are reported as 32-bit unsigned integer number stored in registers <u>SC_OUT_0_1.byte_0</u> (LSB), <u>SC_OUT_1.byte_1</u>, <u>SC_OUT_2_3.byte_2</u>, and <u>SC_OUT_2_3.byte_3</u> (MSB). The sum of step detector events may differ from the step count value due to additional step validation by post-processing.

The step count value is reset to zero by enabling the <u>SC 26.reset counter</u> flag. On resetting the step count value, the flag is automatically cleared and counting is restarted.

The watermark interrupt for step counter is useful when the host needs to receive an interrupt every time the user took a certain fixed number of steps. The step counter watermark interrupt is enabled by setting SC_26.en_detector to 0 and SC_26.watermark_level to greater than 0. E.g., when SC_26.watermark_level is set to 10 (holding an implicit factor of 20x), for every 200 steps are elapsed an interrupt will be raised on INT_STATUS_0.step_counter_out.

Step Detector:

Step Detector feature reports the detected step of the user while walking, running, etc., with low latency. If <u>SC_26.en_detector</u> is set, an interrupt is triggered on <u>INT_STATUS_0.step_counter_out</u> for every step detected.

Configuration settings

- <u>SC_26.watermark_level</u> watermark level; the step counter will trigger output every time specific number of steps are counted
- <u>SC 26.reset_counter</u> flag to reset the counted steps. Step count value can be reset only when any one of features mentioned in this register is enabled.
- SC 26.en counter indicates if the Step Counter feature is enabled or not.
- SC 26.en detector indicates if the Step Detector feature is enabled or not.
- <u>SC 1.param 1</u> to <u>SC 25.param 25</u> there are 25 parameters, which can customize the sensitivity of the Step Counter and Detector.
- <u>SC_27.out_conf_step_detector</u> Map step counter or step detector output to one of the 8 interrupt lines.

Step counter / detector (Wrist-worn) Configuration

Step counter Configuration

Configuration								
Parameters	Wrist							
SC_1.param_1	301							
SC_2.param_2	31700							
SC_3.param_3	315							
SC_4.param_4	31451							
SC_5.param_5 (STEP_BUFFER_SIZE)	4							
SC_6.param_6	31551							
SC_7.param_7	27853							
SC_8.param_8	1219							
SC_9.param_9	2437							
SC_10.param_10	1219							
SC_11.param_11	-6420							
SC_12.param_12	17932							
SC_13.param_13	1							
SC_14.param_14	39							
SC_15.param_15	25							
SC_16.param_16	150							
SC_17.param_17	160							
SC_18.param_18	1							
SC_19.param_19	12							
SC_20.param_20	15600							
SC_21.param_21	256							
SC_22.param_22	1							
SC_23.param_23	3							
SC_24.param_24	1							
SC_25.param_25	14							

The feature is by default initialized with the configuration optimized for wrist to use. For modifying the configuration, the steps provided below must to be followed:

- 1. Disable step counter, step detector, and activity detection
- 2. Modify the 25 parameters of step counter
- 3. Enable step counter, step detector, and activity detection

After re-enabling the features, the new configuration parameters will be applied for step detection and counting.

Customized Step Counter Sensitivity Configuration (overwrites Step Counter Presets)

The Step detector and counter performance can be optimized to any specific use-case scenarios by redetermining and manually re-configuring the parameters in the register map with the support of corresponding FAEs (Field Application Engineer). The default parameters are set to wrist configuration during the device initialization.

Advanced Activity Recognition

Activity recognition feature of BMI270 enables detection and robust classification of activity performed by user of the device in daily life scenarios. The list of supported activities (with BMI270 in wrist-worn state) are as follows:

ID	Activity	Description
0	OTHERS	Activity that is other than the listed activities
1	STILL	BMI270 is still (not moving)
2	WALKING	BMI270 is on a user who is walking
3	RUNNING	BMI270 is on a user who is running
4	ON_BICYCLE	BMI270 is on a user riding a bicycle
5	IN_VEHICLE	BMI270 is on a user driving a car/riding a motor bike/travelling in a bus/train/tram

The recognizer classifies naturally performed user physical activities such as walking, running, riding a bicycle, driving a car and standing/sitting idle based on acceleration signal measured by accelerometer inside BMI270. Activity classification has no dependency on the sensor placement in the end device / user system. Hence axis remapping is not required /has no functional impact on the feature. The feature is specifically trained/designed for classification of activities for the wrist-worn wearable devices (independent of left or right hand).

The activity recognition algorithm uses classification approach to detect activities with segment based feature extraction from acceleration signal. A pre-trained decision tree performs activity classification from computed signal features / predictors. To improve the robustness of the activity recognition feature offers an additional post-processing based on the classification history to perform final predication. The post processing is enabled or disabled by setting <u>ACT_REC_1</u>

The first activity frame will be pushed into FIFO as context frame after 5.12 seconds, when post-processing is enabled the first frame pushed is always "OTHERS". After the initial activity frame is updated in FIFO, the new frames are pushed only when there is change of activity. Typical delay in detection of activity is equal to (ACT REC 4/2) * 2.56 seconds.

Note:

- 1. Overlapping of activities is not supported
- 2. Activity recognition has no output in either DMR or GP registers

General Interrupt Pin Configuration

Electrical Interrupt Pin Behavior

Both interrupt pins PIN1 and PIN2 can be configured to show the desired electrical behavior. Interrupt pins can be enabled in INT1 IO CTRL.output en respectively INT2 IO CTRL.output en. The characteristic of the output driver of the interrupt pins may be configured with bits INT1 IO CTRL.od and INT1 IO CTRL.od. By setting these bits to 0b1, the output driver shows open-drive characteristic, by setting the configuration bits to 0b0, the output driver shows push-pull characteristic.

The electrical behavior of the Interrupt pins, whenever an interrupt is triggered, can be configured as either "active-high" or "active-low" via INT1_IO_CTRL.lvl respectively INT2_IO_CTRL.lvl.

Both interrupt pins can be configured as input pins via INT1 IO CTRL.input en respectively INT2 IO CTRL.input en. This is necessary when FIFO tag feature is used (see Section FIFO synchronization with external interrupts" in BMI270 datasheet). If both are enabled, the input (e.g. marking FIFO) is driven by the interrupt output.

BMI270 supports edge and level triggered interrupt inputs, this can be configured through FIFO_CONFIG1.fifo_tag_int1_en and FIFO_CONFIG1.fifo_tag_int2_en.

BMI270 supports non-latched and latched interrupts modes for data ready, FIFO watermark, FIFO full, error, and the advanced feature interrupts. The mode is selected by INT_LATCH.int_latch. Non-latched interrupts are designed for systems using edge triggered interrupts, latched interrupts are designed for systems using level-triggered interrupts.

In latched mode an asserted interrupt status in INT_STATUS_0 (advanced feature interrupts) or INT_STATUS_1 (data ready, FIFO and error interrupts) and the selected pin are reset if the corresponding status register is read. If the interrupt activation condition still holds when the interrupt is reset, the interrupt status and pin are asserted again. If more than one interrupt pin is used in latched mode, all interrupts in INT_STATUS_0 should be mapped to one interrupt pin and all interrupts in INT_STATUS_1 should be mapped to the other interrupt pin. If just one interrupt pin is used all interrupts may be mapped to this interrupt pin.

In the non-latched mode the selected pin are reset as soon as the activation condition is not valid anymore. The interrupt status bits are active until read by the host.

Interrupt Pin Mapping

The data ready, FIFO watermark, FIFO full, error, and the advanced feature interrupts are mapped to the external INT1 or INT2 pins by setting the corresponding bits in the Registers <u>INT MAP DATA</u>, <u>INT1 MAP FEAT</u> and <u>INT2 MAP FEAT</u>. To unmap these interrupts, the corresponding bits must be reset.

Once an interrupt triggered the output pin, the host can derive the source of the interrupt of the corresponding status bit in the Register: INT STATUS 0 and INT STATUS 1.

4. Register Description

4.1. General Remarks

This section contains register definitions. REG[x]<y> denotes bit y in byte x in register REG. Val(Name) is the value contained in the register interpreted as non-negative binary number. When writing to reserved bits, '0' should be written if not stated different.

For most of the registers auto address increment applies for, with the exception of the registers below, which trap the address:

- FIFO DATA
- INIT_DATA

Register read from a burst read must remain consistent. In order to ensure this, when a read starts in one register of a group, the registers in this group are shadowed:

- STATUS, DATA_x, SENSORTIME_x, TEMPERATURE_x, SC_OUT_x, FIFO_LENGTH_x
- FEATURES

The registers listed below are clear-on-read:

- ERR REG
- <u>STATUS.drdy_acc</u> (cleared when <u>DATA_9.acc_x_15_8</u> is read),
- STATUS.drdy gyr (cleared when DATA 15.gyr x 15 8 is read)
- STATUS.drdy_aux (cleared when DATA_1.aux_x_15_8 is read)
- EVENT
- INT STATUS 0
- INT STATUS 1

The register clearance happens, when bit 0 of the corresponding register is read.

4.2. Register Map

read/write			rea	ıd only		write o	only		reserved	
					Co	orresponding t	o BMI270C_ma	in.tbin version	4.7, register m	ap version 4.3
Register Address	Register Name	Default Value	7	6	5	4	3	2	1	0
0x7E	CMD	0x00				cr	l nd			
	PWR_C						temp_e			
0x7D	TRL	0x00		rese	erved		n	acc_en	gyr_en	aux_en
	PWR C								fifo_self	adv_po
0x7C	ONF	0x03			reserved			fup_en	_wake_	wer_sav
0x7B		_				rocc	arvod		up	е
	_	-					erved erved			
0x78	-	-					rved			
	OFFSE		gyr_gai	gyr_off_						
0x77	T_6	0x00	n_en	en	gyr_usr_o	off_z_9_8	gyr_usr_o	off_y_9_8	gyr_usr_e	off_x_9_8
0x76	<u>OFFSE</u>	0x00				avr uer	off_z_7_0			
0.776	<u>T_5</u>	0.000				gyi_usi_	011_2_1_0			
0x75	<u>OFFSE</u>	0x00				gyr usr (off_y_7_0			
	<u>T_4</u>									
0x74	OFFSE T_3	0x00				gyr_usr_o	off_x_7_0			
0x73	<u>OFFSE</u> <u>T 2</u>	0x00				off_a	icc_z			
0x72	<u>OFFSE</u> <u>T_1</u>	0x00				off_a	исс_у			
0x71	OFFSE T 0	0x00				off_a	icc_x			
	NV_CO						acc_off_	i2c_wdt	i2c_wdt	
0x70	<u>NF</u>	0x00		rese	erved		en	_en	_sel	spi_en
0x6F	-	-				rese	rved		1	
	GYR_S									gyr_st_
0x6E	ELF_TE	0x00		rese	erved		gyr_axis	gyr_axis	gyr_axis	axes_do
	ST_AX						_z_ok	_y_ok	_x_ok	ne
	ES ACC_S						acc solf	acc solf		acc_self
0x6D	ELF TE	0x00	acc_self acc_self reservetest_atest_si							_test_e
	ST		mp gn						d	n
0x6C	DRV	0xFF	io_pad_i 2c_b2	io_pad_i					io_pad_drv1	L
0x6B	IF_CON F	0x00		reserved aux_en ois_en reserved						spi3
0x6A	NVM_C	0x00		nvm_pr reserve						
UXUA	<u>ONF</u>	UXUU	reserved						d	

0x69	GYR C RT CO NF	0x00		rese	rved		rdy_for_ dl	crt_runn ing	rese	rved	
0x68	AUX_IF _TRIM	0x01		reserved spare3 asda_r						pupsel	
0x67	-	-				rese	rved				
•••	-	-				rese	rved				
0x60	-	-				rese	rved				
0x5F	INTERN AL UC STATUS	0x00		rese	erved		dma_ac tive	int_err_ 2	int_err_ 1	sleep	
0x5E	<u>INIT_D</u> <u>ATA</u>	0x00				da	ıta				
0x5D	=	=				rese	rved				
0x5C	INIT_A DDR_1	0x00				base_	_11_4				
0x5B	INIT_A DDR_0	0x00		rese	rved			base	_0_3		
0x5A	-	-				rese	rved				
0x59	INIT_CT RL	0x00				uc_	conf				
0x58	INT_MA P_DATA	0x00	err_int2	drdy_int 2	fwm_int	ffull_int2	err_int1	drdy_int 1	fwm_int	ffull_int1	
0x57	INT2_M AP_FE AT	0x00				reserved				step_co unter_o ut	
0x56	INT1 M AP FE AT	0x00				reserved				step_co unter_o ut	
0x55	INT_LA TCH	0x00				reserved				int_latch	
0x54	INT2_IO _CTRL	0x00		reserved		input_e n	output_ en	od	lvl	reserve d	
0x53	INT1_IO _CTRL	0x00		reserved		input_e n	output_ en	od	lvl	reserve d	
0x52	ERR R EG MS	0x00	aux_err	fifo_err	reserve d		intern	al_err		fatal_err	
0x51	-	ī				rese	rved				
0x50	-	-				rese	rved				
0x4F	AUX W R_DATA	0x02		write_data							
0x4E	AUX W R ADD R	0x4C	write_addr								
0x4D	AUX R D ADD R	0x42				read_	_addr				

0x4C	AUX IF CONF	0x83	aux_ma aux_fcuwrite_e reserved man_rd_burst aux_r				aux_rc	I_burst			
0x4B	AUX D EV ID	0x20		i2c_device_addr						reserve d	
0x4A	SATUR ATION	0x00	rese	erved	gyr_z	gyr_y	gyr_x	acc_z	acc_y	acc_x	
0x49	FIFO_C ONFIG_ 1	0x10	fifo_gyr _en	fifo_tag_int2_en fifo_tag_				_int1_en			
0x48	FIFO_C ONFIG_ 0	0x02			rese	rved			fifo_time _en	fifo_stop _on_full	
0x47	FIFO_W TM_1	0x02		reserved			fifo_w	vater_mark_	_12_8		
0x46	FIFO_W TM_0	0x00				fifo_water_	_mark_7_0				
0x45	FIFO_D OWNS	0x88	acc_fifo _filt_dat a	ad	cc_fifo_dow	าร	gyr_fifo _filt_dat a	g)	yr_fifo_dowi	าร	
0x44	AUX_C ONF	0x46		aux_offset					aux_odr		
0x43	GYR_R ANGE	0x00		rese	rved		ois_ran ge	gyr_range			
0x42	GYR_C ONF	0xA9	gyr_filte r_perf	l gvr bwp l gvr odr							
0x41	ACC_R ANGE	0x02			rese	rved			acc_ı	ange	
0x40	ACC_C ONF	0xA8	acc_filte r_perf		acc_bwp			acc_	_odr		
0x3F	FEATU RES[15]	0x00									
		-				features	_in_out				
0x30	FEATU RES[0]	0x00									
0x2F	FEAT_P AGE	0x00			reserved				page		
0x2E	-	-				rese	rved				
•••	-	-				rese	rved				
0x27	-	-				rese	rved				
0x26	FIFO_D ATA	0x00				fifo_	data				
0x25	FIFO_L ENGTH _1	0x00	reserved fifo_byte_counter_13_8								
0x24	FIFO_L ENGTH _0	0x00		fifo_byte_counter_7_0							

0x23	TEMPE RATUR E 1	0x80		tmp_data_15_8							
0x22	TEMPE RATUR E 0	0x00		tmp_data_7_0							
0x21	INTERN AL STA TUS	0x00		reserved		frm_skip ped		mes	sage		
0x20	Reserve d	0x00				Rese	erved				
0x1F	<u>SC_OU</u> <u>T_1</u>	0x00				byte	e_1				
0x1E	<u>SC_OU</u> <u>T_0</u>	0x00				byte	e_0				
0x1D	INT_ST ATUS_1	0x00	acc_drd y_int	gyr_drd y_int	aux_drd y_int	rese	rved	err_int	fwm_int	ffull_int	
0x1C	INT ST ATUS 0	0x00				reserved				step_co unter_o ut	
0x1B	EVENT	0x01		reserved			error_code		reserve d	por_det ected	
0x1A	SENSO RTIME	0x00		sensor_time_23_16							
0x19	SENSO RTIME 1	0x00				sensor_ti	me_15_8				
0x18	SENSO RTIME 0	0x00				sensor_t	ime_7_0				
0x17	DATA_1 9	0x00				gyr_z	_15_8				
0x16	DATA_1 <u>8</u>	0x00				gyr_z	:_7_0				
0x15	DATA_1 7	0x00				gyr_y	_15_8				
0x14	DATA_1 6	0x00				gyr_y	·_7_0				
0x13	<u>DATA_1</u> <u>5</u>	0x00		gyr_x_15_8							
0x12	DATA_1 4	0x00		gyr_x_7_0							
0x11	DATA_1 3	0x00		acc_z_15_8							
0x10	DATA_1 2	0x00				acc_z	2_7_0				
0x0F	<u>DATA_1</u> <u>1</u>	0x00				acc_y	_15_8				

0x0E	<u>DATA_1</u> <u>0</u>	0x00				acc_y	·_7_0			
0x0D	DATA_9	0x00		acc_x_15_8						
0x0C	DATA_8	0x00				acc_x	<u>7_0</u>			
0x0B	DATA_7	0x00				aux_r	_15_8			
0x0A	DATA_6	0x00				aux_r	·_7_0			
0x09	DATA_5	0x00				aux_z	_15_8			
0x08	DATA_4	0x00				aux_z	2_7_0			
0x07	DATA 3	0x00				aux_y	_15_8			
0x06	DATA_2	0x00				aux_y	<u>/_</u> 7_0			
0x05	DATA_1	0x00				aux_x	_15_8			
0x04	DATA_0	0x00				aux_>	<u>_</u> 7_0			
0x03	STATUS	0x10	drdy_ac	drdy_gy	drdy_au	cmd_rd	reserve	aux_bus	rose	erved
0.003	<u>31A103</u>	0.00	С	r	х	у	d	у	1656	ei veu
0x02	ERR_R	0x00	aux err	fifo err	reserve		intern	al err		fatal_err
0.02	<u>EG</u>	0,00	aux_en	IIIO_eII	d	internal_err				
0x01	-	-		reserved						
0x00	CHIP_I D	0x24		chip_id						

FEATURES Pages

Register Address	Register Name	Page 0	Page 1	Page 2	Page 3
0x30	FEATURES[0,1]	SC_OUT_0_1	<u>SC_1</u>	<u>SC_9</u>	<u>SC 17</u>
0x32	FEATURES[2,3]	SC OUT 2 3	<u>SC 2</u>	<u>SC_10</u>	<u>SC 18</u>
0x34	FEATURES[4,5]	G_TRIG_STATUS	<u>SC_3</u>	<u>SC_11</u>	<u>SC 19</u>
0x36	FEATURES[6,7]	Reserved	<u>SC_4</u>	<u>SC_12</u>	<u>SC_20</u>
0x38	FEATURES[8,9]	Reserved	<u>SC_5</u>	<u>SC_13</u>	<u>SC_21</u>
0x3A	FEATURES[10,11]	Reserved	<u>SC 6</u>	<u>SC_14</u>	<u>SC_22</u>
0x3C	FEATURES[12,13]	GYR_CAS	<u>SC_7</u>	<u>SC_15</u>	<u>SC_23</u>
0x3E	FEATURES[14,15]	Reserved	SC 8	SC 16	SC 24

FEATURES Pages

	O				
Register Address	Register Name	Page 4	Page 5	Page 6	Page 7
0x30	FEATURES[0,1]	SC_25	ACT_REC_1	Reserved	Reserved
0x32	FEATURES[2,3]	SC 26	ACT_REC_2	Reserved	Reserved
0x34	FEATURES[4,5]	<u>SC_27</u>	ACT_REC_3	Reserved	Reserved
0x36	FEATURES[6,7]	Reserved	ACT_REC_4	Reserved	Reserved
0x38	FEATURES[8,9]	G_TRIG_1	ACT_REC_5	Reserved	Reserved
0x3A	FEATURES[10,11]	GEN_SET_1	ACT_REC_6	Reserved	Reserved
0x3C	FEATURES[12,13]	Reserved	Reserved	Reserved	Reserved
0x3E	FEATURES[14,15]	Reserved	Reserved	Reserved	Reserved

Register (0x00) CHIP_ID

DESCRIPTION: Chip identification code

RESET: 0x24

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x00		CHIP_ID		0x24	
	70	chip_id	Chip identification code	0x24	R

Register (0x02) ERR_REG

DESCRIPTION: Reports sensor error conditions

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x02		ERR_REG		0x00	
	0	fatal_error	Fatal Error, chip is not in operational state (Boot-, power-system). This flag will be reset only by power-on-reset or softreset.	0x0	R
	41	internal_err	Internal error, please contact your Bosch Sensortec regional support team	0x0	R
	6	fifo_err	Error when a frame is read in streaming mode (so skipping is not possible) and fifo is overfilled (with context and/or regular frames). This flag will be reset when read.	0x0	R
	7	aux_err	Error in I2C-Master detected. This flag will be reset when read.	0x0	R

Register (0x03) STATUS

DESCRIPTION: Sensor status flags

RESET: 0x10

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x03		STATUS		0x10	
	2	aux_busy	'1'('0') indicate a (no) Auxiliary sensor interface operation is ongoing triggered via AUX_RD_ADDR, AUX_WR_ADDR or from FCU.	0x0	R
	4	cmd_rdy	CMD decoder status. `0' -> Command in progress `1' -> Command decoder is ready to accept a new command	0x1	R
	5	drdy_aux	Data ready for Auxiliary sensor. It gets reset, when one Auxiliary sensor DATA register is read out	0x0	R
	6	drdy_gyr	Data ready for Gyroscope. It gets reset, when one Gyroscope DATA register is read out	0x0	R
	7	drdy_acc	Data ready for Accelerometer. It gets reset, when one Accelerometer DATA register is read out	0x0	R

Register (0x04) DATA_0

DESCRIPTION: AUX_X(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x04		DATA_0		0x00	
	70	aux_x_7_0	copy of register Val(AUX_IF[1]) in Auxiliary sensor register map.	0x0	R

Register (0x05) DATA_1

DESCRIPTION: AUX_X(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x05		DATA_1		0x00	
	70	aux_x_15_8	copy of register Val(AUX_IF[1])+1 in Auxiliary sensor register map	0x0	R

Register (0x06) DATA_2

DESCRIPTION: AUX_Y(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x06		DATA_2		0x00	
	70	aux_y_7_0	copy of register Val(AUX_IF[1])+2 in Auxiliary	0x0	R
			sensor register map		

Register (0x07) DATA_3

DESCRIPTION: AUX_Y(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x07		DATA_3		0x00	
	70	aux_y_15_8	copy of register Val(AUX_IF[1])+3 in Auxiliary	0x0	R
			sensor register map		

Register (0x08) DATA_4

DESCRIPTION: AUX_Z(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Addr	ess	Bit	Name	Description	Reset	Access
0x08			DATA_4		0x00	
		70	aux_z_7_0	copy of register Val(AUX_IF[1])+4 in Auxiliary	0x0	R
				sensor register map		

Register (0x09) DATA_5

DESCRIPTION: AUX_Z(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x09		DATA_5		0x00	
	70	aux_z_15_8	copy of register Val(AUX_IF[1])+5 in Auxiliary	0x0	R
			sensor register map		

Register (0x0A) DATA_6

DESCRIPTION: AUX_R(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0A		DATA_6		0x00	
	70	aux_r_7_0	copy of register Val(AUX_IF[1])+6 in Auxiliary	0x0	R
			sensor register map		

Register (0x0B) DATA_7

DESCRIPTION: AUX_R(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0B		DATA_7		0x00	
	70	aux_r_15_8	copy of register Val(AUX_IF[1])+7 in Auxiliary	0x0	R
			sensor register map		

Register (0x0C) DATA_8

DESCRIPTION: ACC_X(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0C		DATA_8		0x00	
	70	acc_x_7_0		0x0	R

Register (0x0D) DATA_9

DESCRIPTION: ACC_X(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x0D		DATA_9		0x00	
	70	acc_x_15_8		0x0	R

Register (0x0E) DATA_10

DESCRIPTION: ACC_Y(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0E		DATA_10		0x00	
	70	acc_y_7_0		0x0	R

Register (0x0F) DATA_11

DESCRIPTION: ACC_Y(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x0F		DATA_11		0x00	
	70	acc_y_15_8		0x0	R

Register (0x10) DATA_12

DESCRIPTION: ACC_Z(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x10		DATA_12		0x00	
	70	acc_z_7_0		0x0	R

Register (0x11) DATA_13

DESCRIPTION: ACC_Z(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x11		DATA_13		0x00	
	70	acc_z_15_8		0x0	R

Register (0x12) DATA_14

DESCRIPTION: GYR_X(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x12		DATA_14		0x00	
	70	gyr_x_7_0		0x0	R

Register (0x13) DATA_15

DESCRIPTION: GYR_X(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x13		DATA_15		0x00	
	70	gyr_x_15_8		0x0	R

Register (0x14) DATA_16

DESCRIPTION: GYR_Y(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x14		DATA_16		0x00	
	70	gyr_y_7_0		0x0	R

Register (0x15) DATA_17

DESCRIPTION: GYR_Y(MSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x15		DATA_17		0x00	
	70	gyr_y_15_8		0x0	R

Register (0x16) DATA_18

DESCRIPTION: GYR_Z(LSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x16		DATA_18		0x00	
	70	gyr_z_7_0		0x0	R

Register (0x17) DATA_19

DESCRIPTION: GYR_Z(MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x17		DATA_19		0x00	
	70	gyr_z_15_8		0x0	R

Register (0x18) SENSORTIME_0

DESCRIPTION: Sensor time <7:0>

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x18		SENSORTIME_0		0x00	
	70	sensor_time_7_0	Sensor time <7:0>	0x0	R

Register (0x19) SENSORTIME_1

DESCRIPTION: Sensor time <15:8>

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x19		SENSORTIME_1		0x00	
	70	sensor_time_15_8	Sensor time <15:8>.	0x0	R

Register (0x1A) SENSORTIME_2

DESCRIPTION: Sensor time <23:16>

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1A		SENSORTIME_2		0x00	
	70	sensor_time_23_16	Sensor time <23:16> The sensor time is a 24 bit counter available in suspend, low power, and normal mode. The value of the SENSORTIME register is shadowed, when it is read in a burst read with the data register at the beginning of the operation and the shadowed value is returned. When the fifo is read the register is shadowed, whenever a new frame is read. The resolution of the sensor_time is 39.0625 us, and it is synchrounous to ODR. The register wraps if it reaches 0xFFFFFF.	0x0	R

Register (0x1B) EVENT

DESCRIPTION: Sensor event flags. Will be cleared on read when bit 0 is sent out over the bus.

RESET: 0x01

Address	Bit	Name	Descrip	tion		Reset	Access
0x1B		EVENT				0x01	
	0	por_detected	'1' after device power up or softreset, '0' after status read.				R
	42	error_code	Error co	des for persistent er	rrors	0x0	R
			Value	Name	Description		
			0x00	no_error	no error is		
					reported		
			0x01	acc_err	error in Register		
					ACC_CONF		
			0x02	gyr_err	error in Register		
					GYR_CONF		
			0x03	acc_and_gyr_err	error in		
					Registers		
					ACC_GYR &		
					GYR_CONF		

Register (0x1C) INT_STATUS_0

DESCRIPTION: Interrupt/Feature Status. Will be cleared on read.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1C		INT_STATUS_0		0x00	
	0	step_counter_out	Step-counter watermark or Step-detector output	0x0	R
	71	reserved	Not-assigned.	0x0	R

Register (0x1D) INT_STATUS_1

DESCRIPTION: Interrupt Status 1. Will be cleared on read when bit 0 is sent out over the bus.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1D		INT_STATUS_1		0x00	
	0	ffull_int	FIFO Full Interrupt	0x0	R
	1	fwm_int	FIFO Watermark Interrupt	0x0	R
	2	err_int	ERROR Interrupt	0x0	R
	5	aux_drdy_int	Auxiliary Data Ready Interrupt	0x0	R
	6	gyr_drdy_int	Gyroscope Data Ready Interrupt	0x0	R
	7	acc_drdy_int	Accelerometer Data Ready Interrupt	0x0	R

Register (0x1E) SC_OUT_0

DESCRIPTION: Step counting value byte-0

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x1E		SC_OUT_0		0x00	
	70	byte_0	Step counting value byte-0 (least significant byte)	0x0	R

Register (0x1F) SC_OUT_1

DESCRIPTION: Step counting value byte-1

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x1F		SC_OUT_1		0x00	
	70	byte_1	Step counting value byte-1	0x0	R

Register (0x20) Reserved

DESCRIPTION: Reserved

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x20		Reserved		0x00	
	70	Reserved	Reserved	0x0	R

Register (0x21) INTERNAL_STATUS

DESCRIPTION: Error bits and message indicating internal status

RESET: 0x00

Addres s	Bit	Name	Descri	otion		Res et	Acces s
0x21		INTERNAL_STAT US				0x00	
	3 0	message	Internal Valu e 0x00 0x01 0x02 0x03 0x04 0x05	Name not_init init_ok init_err drv_err sns_stop nvm_error start_up_err or compat_err or	Description ASIC is not initialized ASIC initialized Initialization error Invalid driver Sensor stopped NVM access error. Read NVM_VFRM_STAT US for more information. Error in NVM access and sensor initialization Compatibility error	0x0	R
	4	frm_skipped			be written into FIFO, ed in headerless	0x0	R

Register (0x22) TEMPERATURE_0

DESCRIPTION: Temperature LSB; The temperature is disabled when all sensors are in suspend. The output word of the 16-bit temperature sensor is valid if the Gyroscope is in normal mode, i.e. gyr_pmu_status=1. The resolution is 1/2^9 K/LSB. The absolute accuracy of the temperature is in the order of:

0x7FFF -> 87-1/2^9 °C

0x0000 -> 23°C

0x8001 -> -41+1/2^9 °C

0x8000 -> invalid

If the Gyroscope is in normal mode (see register PMU_STATUS), the temperature is updated every 10 ms (+-12%), if the gyroscope is in standby mode or fast-power up mode, the temperature is updated ever 1.28 s aligned with bit 15 of the register SENSORTIME.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x22		TEMPERATURE_0		0x00	
	70	tmp_data_7_0	Temperature value.	0x0	R

Register (0x23) TEMPERATURE_1

DESCRIPTION: Contains the MSBs of temperature sensor value

RESET: 0x80

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x23		TEMPERATURE_1		0x80	
	70	tmp_data_15_8	Temperature LSBs.	0x80	R

Register (0x24) FIFO_LENGTH_0

DESCRIPTION: FIFO byte count register (LSB)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x24		FIFO_LENGTH_0		0x00	
	70	fifo_byte_counter_7_0	Current fill level of FIFO buffer This includes the skip frame for a full fifo. An empty FIFO corresponds to 0x000. The byte counter may be reset by reading out all frames from the FIFO buffer or when the FIFO is reset through the register CMD. The byte counter is updated each time a complete frame was read or written.	0x0	R

Register (0x25) FIFO_LENGTH_1

DESCRIPTION: FIFO byte count register (MSB)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x25		FIFO_LENGTH_1		0x00	
	50	fifo_byte_counter_13_8	FIFO byte counter bits 138	0x0	R

Register (0x26) FIFO_DATA

DESCRIPTION: FIFO data output register

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x26		FIFO_DATA		0x00	
	70	fifo_data	FIFO read data (8 bits) Data format depends on the setting of register FIFO_CONFIG. The FIFO data are organized in frames. The new data flag is preserved. Read burst access must be used, the address will not increment when the read burst reads at the address of FIFO_DATA. When a frame is only partially read out it is retransmitted including the header at the next readout.	0x0	R

Register (0x2F) FEAT_PAGE

DESCRIPTION: Page number for feature configuration and output registers

RESET: 0x00

A	Address	Bit	Name	Description	Reset	Access
C	x2F		FEAT_PAGE		0x00	
		20	page	Map 16 feature registers to one of the 8	0x0	RW
				feature pages		

Register (0x30) FEATURES[16]

DESCRIPTION: Input registers for feature configuration. Output registers for feature results.

RESET: 0x00

Page 0

Address	Bit	Name	Descrip	tion		Reset	Access
step_coun	ter_outp	ut					
0x30		SC_OUT_0_1	Describes lower word of step counter			0x0000	
	70	byte_0	Value of	step counter	byte 0	0x0	R
	158	byte_1	Value of	step counter	byte 1	0x0	R
0x32		SC_OUT_2_3	Describes higher word of step counter		0x0000		
	70	byte_2	Value of	step counter	byte 2	0x0	R
	158	byte_3	Value of	step counter	byte 3	0x0	R
g_trig_stat	tus						
0x34		G_TRIG_STATUS	Status o	f gyroscope (ıd	G_TRIGGER	0x0000	
	53	53 status		Status of gyroscope trigger G_TRIGGER command. These bits are updated at the end of feature execution.			R
			Value 0x00	Name no_err	Description Command is valid. Selected feature has been executed and output of feature has been updated.		
			0x01	precon_err	Command is aborted. Precondition to start the feature was not completed.		
			0x02	dl_err	Command is aborted. Unsuccessful download of 2kB configuration stream.		
			0x03	abort_err	Command is aborted either by host via the block bit or		

			due to motion detection.		
Reserved					
0x36		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	R
0x38		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	R
0x3A		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	R
gyr_postp	roc				
0x3C		GYR_CAS	Register for gyroscope data post processing	0x0000	
	60	factor_zx	Factor to further optimize the gyroscope performance	0x0	R
Reserved					
0x3E		Reserved	Reserved	0x0000	
	8	Reserved	Reserved	0x0	R
	9	Reserved	Reserved	0x0	R
	10	Reserved	Reserved	0x0	R
	11	Reserved	Reserved	0x0	R
	12	Reserved	Reserved	0x0	R
	13	Reserved	Reserved	0x0	R
	14	Reserved	Reserved	0x0	R
	15	Reserved	Reserved	0x0	R

Page 1

Address	Bit	Name	Description	Reset	Access			
step_counter_	step_counter_1							
0x30		SC_1	Step counter setting	0x012D				
	150	param_1	Step counter param 1	0x12D	RW			
0x32		SC_2	Step counter setting	0x7BD4				
	150	param_2	Step counter param 2	0x7BD4	RW			
0x34		SC_3	Step counter setting	0x013B				
	150	param_3	Step counter param 3	0x13B	RW			
0x36		SC_4	Step counter setting	0x7ADB				
	150	param_4	Step counter param 4	0x7ADB	RW			
0x38		SC_5	Step counter setting	0x0004				
	150	param_5	Step counter param 5	0x4	RW			
0x3A		SC_6	Step counter setting	0x7B3F				
	150	param_6	Step counter param 6	0x7B3F	RW			
0x3C		SC_7	Step counter setting	0x6CCD				
	150	param_7	Step counter param 7	0x6CCD	RW			
0x3E		SC_8	Step counter setting	0x04C3				
	150	param_8	Step counter param 8	0x4C3	RW			

Page 2

Address	Bit	Name	Description	Reset	Access		
step_counter_2							
0x30		SC_9	Step counter setting	0x0985			
	150	param_9	Step counter param 9	0x985	RW		
0x32		SC_10	Step counter setting	0x04C3			
	150	param_10	Step counter param 10	0x4C3	RW		
0x34		SC_11	Step counter setting	0xE6EC			
	150	param_11	Step counter param 11	0xE6EC	RW		
0x36		SC_12	Step counter setting	0x460C			
	150	param_12	Step counter param 12	0x460C	RW		
0x38		SC_13	Step counter setting	0x0001			
	150	param_13	Step counter param 13	0x1	RW		
0x3A		SC_14	Step counter setting	0x0027			
	150	param_14	Step counter param 14	0x27	RW		
0x3C		SC_15	Step counter setting	0x0019			
	150	param_15	Step counter param 15	0x19	RW		
0x3E		SC_16	Step counter setting	0x0096			
	150	param_16	Step counter param 16	0x96	RW		

Page 3

Address	Bit	Name	Description	Reset	Access			
step_counter_	step_counter_3							
0x30		SC_17	Step counter setting	0x00A0				
	150	param_17	Step counter param 17	0xA0	RW			
0x32		SC_18	Step counter setting	0x0001				
	150	param_18	Step counter param 18	0x1	RW			
0x34		SC_19	Step counter setting	0x000C				
	150	param_19	Step counter param 19	0xC	RW			
0x36		SC_20	Step counter setting	0x3CF0				
	150	param_20	Step counter param 20	0x3CF0	RW			
0x38		SC_21	Step counter setting	0x0100				
	150	param_21	Step counter param 21	0x100	RW			
0x3A		SC_22	Step counter setting	0x0001				
	150	param_22	Step counter param 22	0x1	RW			
0x3C		SC_23	Step counter setting	0x0003				
	150	param_23	Step counter param 23	0x3	RW			
0x3E		SC_24	Step counter setting	0x0001				
	150	param_24	Step counter param 24	0x1	RW			

Page 4

Address	Bit	Name	Description	Reset	Access
step_coun	iter_4				
0x30		SC_25	Step counter setting	0x000E	
	150	param_25	Step counter param 25	0xE	RW
0x32		SC_26	Step counter and step detector settings	0x0000	
	90	watermark_level	Watermark level; the step-counter will trigger output every time this number of steps are counted. Holds implicitly a 20x factor, so the range is 0 to 20460, with resolution of 20 steps. If 0, the output is disabled.	0x0	RW
	10	reset_counter	Step count value can be reset only when any one of features mentioned in this register is enabled.	0x0	RW
	11	en_detector	Enables the step detector.	0x0	RW
	12	en_counter	Enables the step counter.	0x0	RW
0x34		SC_27	Step detector and counter settings	0x0001	
	30	Reserved	Reserved	0x1	RW
general_s	ettings				

0x36		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	R
0x38		G_TRIG_1	Configuration for features triggered by G_TRIGGER command.	0×0000	
	70	max_burst_len	Maximum burst-write length in 16-bits words to download 2kB configuration stream of G_TRIGGER feature. Range is 0 to 255. E.g. value = 20 means that maximum burst-write length is set to 20 words or 40 bytes.	0x0	RW
	8	select	Select feature that should be executed Value Name Description 0x00 gyr_bist Gyroscope built-in self-test will be executed 0x01 crt CRT will be executed	0x0	RW
	9	block	Block feature with next G_TRIGGER command Value Name Description 0x00 unblock Do not block further G_TRIGGER commands 0x01 block With the next G_TRIGGER command, the ongoing selected feature will be aborted OR if a feature is not ongoing then the G_TRIGGER command will be ignored	0x0	RW
0x3A		GEN_SET_1	Describes configuration of general features	0x0000	
	0	nvm_prog_prep	Prepares the system for NVM programming	0x0	RW
Reserved					
0x3C		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x3E		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW

Page 5

Address	Bit	Name	Description	Reset	Access
activity_re	cognitio	า			
0x30		ACT_REC_1	Activity recognition setting	0x0001	
	0	pp_en	Enable/Disable post processing of the activity detected by the classifier	0x1	RW
0x32		ACT_REC_2	Activity recognition setting	0x06E1	
	150	min_gdi_thres	Minimum threshold of the Gini's diversity index (GDI) for accepting and adding activity detected by the classifier to activity buffer	0x6E1	RW
0x34		ACT_REC_3	Activity recognition setting	0x0A66	
	150	max_gdi_thres	Maximum threshold of the Gini's diversity index (GDI) for rejecting the activity detected by the classifier	0xA66	RW
0x36		ACT_REC_4	Activity recognition setting	0x000A	
	150	buf_size	Buffer size for post processing of the activity detected by the classifier. To prevent noisy recognition of activity, mode of the activity buffer is the ouput by the algorithm as activity predicted. Default 10, Range 1 to 10. Lower value of the buffer size leads to noisy activity output.	0×A	RW
0x38		ACT_REC_5	Activity recognition setting	0x000A	
	150	min_seg_conf	Minimum segments classified with moderate confidence as belonging to a certain activity type to be added to activity buffer. Default 10, Range 1 to 10.	0xA	RW
0x3A		ACT_REC_6	Activity recognition settings	0x0000	
	0	enable	Enable/Disable for the activity recognition feature.	0x0	RW
D '					
Reserved 0x3C		Reserved	Reserved	0x0000	
UXSC	150			0x0000	RW
0.25	150	Reserved	Reserved		KW
0x3E	15.0	Reserved	Reserved	0x0000	DW
	150	Reserved	Reserved	0x0	RW

Page 6

Address	Bit	Name	Description	Reset	Access	
Reserved						
0x30		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	
0x32		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	
0x34		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	
0x36		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	
0x38		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	
0x3A		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	
0x3C		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	
0x3E		Reserved	Reserved	0x0000		
	150	Reserved	Reserved	0x0	RW	

Page 7

Address	Bit	Name	Description	Reset	Access
Reserved					
0x30		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x32		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x34		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x36		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x38		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x3A		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x3C		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW
0x3E		Reserved	Reserved	0x0000	
	150	Reserved	Reserved	0x0	RW

Register (0x40) ACC_CONF

DESCRIPTION: Sets the output data rate, the bandwidth, and the read mode of the acceleration sensor

RESET: 0xA8

Address	Bit	Name	Descrip	tion		Reset	Access
0x40		ACC_CONF				0xA8	
	30	acc_odr		dent of the p	out data rate is ower mode setting for	0x8	RW
			Value	Name	Description		
			0x00	reserved	Reserved		
			0x01	odr_0p78	25/32		
			0x02	odr_1p5	25/16		
			0x03	odr_3p1	25/8		
			0x04	odr_6p25	25/4		
			0x05	odr_12p5	25/2		
			0x06	odr_25	25		
			0x07	odr_50	50		
			0x08	odr_100	100		
			0x09 0x0a	odr_200 odr_400	200 400		
			0x0a 0x0b	odr_800	800		
			0x0c	odr_1k6	1600		
			0x0d	odr_3k2	Reserved		
			0x0e	odr_6k4	Reserved		
			0x0f	odr_12k8	Reserved		
	64	acc_bwp	Bandwid	Ith paramete	r determines filter	0x2	RW
			configura	ation (acc_fil	t_perf=1) and averaging		
					ode (acc_filt_perf=0)		
			Value	Name	Description		
			0x00	osr4_avg1	acc_filt_perf = 1 ->		
					OSR4 mode; acc_filt_perf = 0 ->		
					no averaging		
			0x01	osr2_avg2	acc_filt_perf = 1 ->		
					OSR2 mode;		
					acc_filt_perf = 0 ->		
					average 2 samples		
			0x02	norm_avg4	acc_filt_perf = 1 ->		
					normal mode;		
					acc_filt_perf = 0 ->		
			000	aia a=0	average 4 samples		
			0x03	cic_avg8	acc_filt_perf = 1 ->		
					CIC mode; acc_filt_perf = 0 ->		
					acc_iii_peri = 0 -> average 8 samples		
					average o samples		

		0x04 0x05	res_avg	Reserved; acc_filt_perf = 0 -> average 16 samples		
		0x06	res_avg	-		
		0x07	res_avg	g128 acc_filt_perf = 1 -> Reserved; acc_filt_perf = 0 -> average 128 samples		
7	acc_filter_perf	Select as mode: Value 0x00 0x01	Name ulp hp	Description power optimized performance opt.	0x1	RW

Register (0x41) ACC_RANGE

DESCRIPTION: Selection of the Accelerometer g-range

RESET: 0x02

Address	Bit	Name	Descrip	tion		Reset	Access
0x41		ACC_RANGE				0x02	
	10	acc_range	Accelero	ometer g-rang	0x2	RW	
			Value	Name	Description		
			0x00	range_2g	+/-2g		
			0x01	range_4g	+/-4g		
			0x02	range_8g	+/-8g		
			0x03	range_16g	+/-16g		

Register (0x42) GYR_CONF

DESCRIPTION: Sets the output data rate and the bandwidth of the Gyroscope in the sensor RESET: 0xA9

Address	Bit	Name	Descrip	tion		Reset	Access
0x42		GYR_CONF				0xA9	
	30	gyr_odr	ODR in	Hz		0x9	RW
		-	Value	Name	Description		
			0x00	reserved	Reserved		
			0x01	odr_0p78	B Reserved		
			0x02	odr_1p5	Reserved		
			0x03	odr_3p1	Reserved		
			0x04	odr_6p25	Reserved		
			0x05	odr_12p5			
			0x06	odr_25	25		
			0x07	odr_50	50		
			0x08	odr_100	100		
			0x09	odr_200	200		
			0x0a	odr_400	400		
			0x0b	odr_800	800		
			0x0c	odr_1k6	1600		
			0x0d	odr_3k2			
			0x0e	odr_6k4	Reserved		
			0x0f	odr_12k8			
	54	gyr_bwp	_	•	ndwidth coefficient	0x2	RW
					utoff frequency of the low		
			-		ensor data		
			Value		Description OSR4 mode		
			0x00 0x01		OSR4 mode OSR2 mode		
			0x01		normal mode		
			0x02		reserved		
	6	gyr_noise_perf		oise perfor		0x0	RW
	O	gyi_noise_peri	Value	-	Description	UXU	LAA
			0x00		power optimized		
			0x01	-	performance opt.		
	7	gyr_filter_perf			ilter performance mode:	0x1	RW
		Syl_inter_bell	Value		Description	OVT	
			0x00		power optimized		
			0x01		performance opt.		
			0,102	.	50		

Register (0x43) GYR_RANGE

DESCRIPTION: Defines the Gyroscope angular rate measurement range

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Descrip	tion		Reset	Access
0x43		GYR_RANGE				0x00	
	20	gyr_range		e, Resolution: ta and DATA re	applies to filtered egisters.	0x0	RW
			Value	Name	Description		
			0x00	range_2000	+/-2000dps, 16.4 LSB/dps		
			0x01	range_1000	+/-1000dps, 32.8 LSB/dps		
			0x02	range_500	+/-500dps, 65.6 LSB/dps		
			0x03	range_250	+/-250dps, 131.2 LSB/dps		
			0x04	range_125	+/-125dps, 262.4 LSB/dps		
	3	ois_range		e, Resolution: ta and OIS dat	applies to pre-filtered a.	0x0	RW
			Value	Name	Description		
			0x00	range_250	+/-250dps, 131.2 LSB/dps		
			0x01	range_2000	+/-2000dps, 16.4 LSB/dps		

Register (0x44) AUX_CONF

DESCRIPTION: Sets the output data rate of the Auxiliary sensor interface

RESET: 0x46

Address	Bit	Name	Descrip	tion		Reset	Access
0x44		AUX_CONF				0x46	
	30	aux_odr	attached is indepe the sens addition configure the AUX	I to the Auxilendent of the cor. The output to setting the the Auxilia_IF_CONF r	<u> </u>	0x6	RW
			Value 0x00	Name reserved	Description Reserved		
			0x00	odr_0p78	25/32		
			0x02	odr_1p5	25/16		

		0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a	odr_3p1 odr_6p25 odr_12p5 odr_25 odr_50 odr_100 odr_200 odr 400			
			_			
		0x08	odr_100	100		
		0x09	odr_200	200		
		0x0a	odr_400	400		
		0x0b	odr_800	800		
		0x0c	odr_1k6	Reserved		
		0x0d	odr_3k2	Reserved		
		0x0e	odr_6k4	Reserved		
		0x0f	odr_12k8	Reserved		
74	aux_offset	zero, the	eadout offse offset is ma issued imm	0x4	RW	

Register (0x45) FIFO_DOWNS

DESCRIPTION: Configure Gyroscope and Accelerometer downsampling rates for FIFO RESET: 0x88
DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x45		FIFO_DOWNS		0x88	
	20	gyr_fifo_downs	Downsampling for Gyroscope (2**downs_gyro)	0x0	RW
	3	gyr_fifo_filt_data	selects filtered or unfiltered Gyroscope data for fifo Value Name Description 0x00 unfiltered Unfiltered data 0x01 filtered Filtered data	0x1	RW
	64	acc_fifo_downs	Downsampling for Accelerometer (2**downs_accel)	0x0	RW
	7	acc_fifo_filt_data	selects filtered or unfiltered Accelerometer data for fifo Value Name Description 0x00 unfiltered Unfiltered data 0x01 filtered Filtered data	0x1	RW

Register (0x46) FIFO_WTM_0

DESCRIPTION: FIFO Watermark level LSB

RESET: 0x00

DEFINITION (Go to register map):

Addres	Bit	Name	Description	Rese	Acces
0x46		FIFO WTM 0		0x00	
	7 0	fifo_water_mark_7	Trigger an interrupt when FIFO contains fifo_water_mark_7_0+fifo_water_mark_12_ 8*256 bytes	0x0	RW

Register (0x47) FIFO_WTM_1

DESCRIPTION: FIFO Watermark level MSB and frame content configuration

RESET: 0x02

DEFINITION (Go to register map):

Addres s	Bit	Name	Description	_	Acces s
0x47		FIFO_WTM_1		0x02	
	4 0	fifo_water_mark_1 2_8	Trigger an interrupt when FIFO contains fifo_water_mark_7_0+fifo_water_mark_12 _8*256 bytes	0x2	RW

Register (0x48) FIFO_CONFIG_0

DESCRIPTION: FIFO frame content configuration

RESET: 0x02

Address	Bit	Name	Descrip	tion		Reset	Access
0x48		FIFO_CONFIG_0				0x02	
	0	fifo_stop_on_full	Stop wri	ting samp	les into FIFO when FIFO	0x0	RW
			Value	Name	Description		
			0x00	disable	do not stop writing to FIFO when full		
			0x01	enable	Stop writing into FIFO when full.		
	1 fifo_time_		Return sensortime frame after the last valid data frame.			0x1	RW
			Value	Name	Description		
			0x00	disable	do not return sensortime frame		
			0x01	enable	return sensortime frame		

Register (0x49) FIFO_CONFIG_1

DESCRIPTION: FIFO frame content configuration

RESET: 0x10

Address	Bit	Name	Descrip	tion		Reset	Access
0x49		FIFO_CONFIG_1				0x10	
	10	fifo_tag_int1_en	FIFO int	errupt 1 ta	g enable	0x0	RW
			Value	Name	Description		
			0x00	int_edge	edge of int pin		
			0x01	int_level	enable tag on level value of int pin		
			0x02	acc_sat	enable tag on saturation of accelerometer data		
			0x03	gyr_sat	enable tag on saturation of gyroscope data		
	32	fifo_tag_int2_en	FIFO int	errupt 2 ta		0x0	RW
			Value	Name	Description		
			0x00	int_edge	enable tag on rising edge of int pin		
			0x01	int_level	enable tag on level value of int pin		
			0x02	acc_sat	enable tag on saturation of accelerometer data		
			0x03	gyr_sat	enable tag on saturation of gyroscope data		
	4	fifo_header_en	FIFO fra	me heade		0x1	RW
			Value	Name	Description		
			0x00	disable	no header is stored		
					(output data rate of		
					all enabled sensors		
			0x01	enable	need to be identical) header is stored		
	5	fifo_aux_en			nsor data in FIFO (all 3	0x0	RW
		mo_dax_on	axes)	iran y con		one.	
			Value	Name	Description		
			0x00	disable	no Auxiliary sensor data is stored		
			0x01	enable	Auxiliary sensor data is stored		
	6	fifo_acc_en	axes)		er data in FIFO (all 3	0x0	RW
			Value	Name	Description		

		0x00 0x01	disable enable	no Accelerometer data is stored Accelerometer data is stored		
7	fifo_gyr_en	Store Gy Value 0x00	Name	data in FIFO (all 3 axes) Description no Gyroscope data is stored	0x0	RW
		0x01	enable	Gyroscope data is stored		

Register (0x4A) SATURATION

DESCRIPTION: Contains the information if one of the raw data samples used to generate current filtered data sample has been saturated (reached 0x8001 or 0x7FFF). The register is updated synchronous to the corresponding data registers in DATA_0..19.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4A		SATURATION		0x00	
	0	acc_x	ACC X-axis raw data saturation flag.	0x0	R
	1	acc_y	ACC Y-axis raw data saturation flag.	0x0	R
	2	acc_z	ACC Z-axis raw data saturation flag.	0x0	R
	3	gyr_x	GYR X-axis raw data saturation flag.	0x0	R
	4	gyr_y	GYR Y-axis raw data saturation flag.	0x0	R
	5	gyr_z	GYR Z-axis raw data saturation flag.	0x0	R

Register (0x4B) AUX_DEV_ID

DESCRIPTION: Auxiliary interface device_id

RESET: 0x20

4	Address	Bit	Name	Description	Reset	Access
0)x4B		AUX_DEV_ID		0x20	
		71	i2c device addr	I2C device address of Auxiliary sensor	0x10	RW

Register (0x4C) AUX_IF_CONF

DESCRIPTION: Auxiliary interface configuration register

RESET: 0x83

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4C		AUX_IF_CONF		0x83	
	10	aux_rd_burst	Burst data length (1,2,6,8 byte) Value Name Description 0x00 BL1 Burst length 1 0x01 BL2 Burst length 2 0x02 BL6 Burst length 6 0x03 BL8 Burst length 8	0x3	RW
	32	man_rd_burst	Manual burst data length (1,2,6,8 byte) Value Name Description 0x00 BL1 Burst length 1 0x01 BL2 Burst length 2 0x02 BL6 Burst length 6 0x03 BL8 Burst length 8	0x0	RW
	6	aux_fcu_write_en	enables FCU write command on AUX IF for auxiliary sensors that need a trigger.	0x0	RW
	7	aux_manual_en	switches auxiliary interface between automatic and manual mode. In manual mode all read and write operations on auxiliary interface must be triggered manually; in automatic mode (aux_manual_en = "0") FCU triggers read and write operations periodically (as programmed by user).	0x1	RW

Register (0x4D) AUX_RD_ADDR

DESCRIPTION: Auxiliary interface read address

RESET: 0x42

Address	Bit	Name	Description	Reset	Access
0x4D		AUX_RD_ADDR		0x42	
	70	read_addr	Address to read. In manual mode it	0x42	RW
			triggers the read operation.		

Register (0x4E) AUX_WR_ADDR

DESCRIPTION: Auxiliary interface write address

RESET: 0x4C

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4E		AUX_WR_ADDR		0x4C	
	70	write_addr	Address to write. In manual mode it	0x4C	RW
			triggers the write operation.		

Register (0x4F) AUX_WR_DATA

DESCRIPTION: Auxiliary interface write data

RESET: 0x02

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x4F		AUX_WR_DATA		0x02	
	70	write_data	Data to write	0x2	RW

Register (0x52) ERR_REG_MSK

DESCRIPTION: Defines which error flag will trigger the error interrupt once enabled

'1' - use to generate the error interrupt

'0' - do not use to generate error interrupt

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x52		ERR_REG_MSK		0x00	
	0	fatal_err	Use fatal error to generate the error interrupt.	0x0	RW
	41	internal_err	Use internal error to generate the error interrupt	0x0	RW
	6	fifo_err	Use fifo error to generate the error interrupt.	0x0	RW
	7	aux_err	Use aux interface error to generate the error interrupt.	0x0	RW

Register (0x53) INT1_IO_CTRL

DESCRIPTION: Configure the electrical behavior of the interrupt pin INT1

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x53		INT1_IO_CTRL		0x00	
	1	IvI	Configure level of INT1 pin Value Name Description 0x00 active_low active low 0x01 active_high active high	0x0	RW
	2	od	Configure behaviour of INT1 pin Value Name Description 0x00 push_pull push-pull 0x01 open_drain open drain	0x0	RW
	3	output_en	Output enable for INT1 pin Value Name Description 0x00 off Output disabled 0x01 on Output enabled	0x0	RW
	4	input_en	Input enable for INT1 pin Value Name Description 0x00 off Input disabled 0x01 on Input enabled	0x0	RW

Register (0x54) INT2_IO_CTRL

DESCRIPTION: Configure the electrical behavior of the interrupt pin INT2

RESET: 0x00

Address	Bit	Name	Description Reset	Access
0x54		INT2_IO_CTRL	0x00	
	1	lvl	Configure level of INT2 pin 0x0 Value Name Description 0x00 active_low active low 0x01 active_high active high	RW
	2	od	Configure behaviour of INT2 pin 0x0 Value Name Description 0x00 push_pull push-pull 0x01 open_drain open drain	RW
	3	output_en	Output enable for INT2 pin Value Name Description 0x00 off Output disabled 0x01 on Output enabled	RW
	4	input_en	Input enable for INT2 pin 0x0 Value Name Description 0x00 off Input disabled 0x01 on Input enabled	RW

Register (0x55) INT_LATCH

DESCRIPTION: Configure interrupt modes

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Descrip	tion		Reset	Access
0x55		INT_LATCH				0x00	
	0	int_latch	Latched	/non-latched i	nterrupt modes	0x0	RW
			Value	Name	Description		
			0x00	none	non latched		
			0x01	permanent	permanent latched		

Register (0x56) INT1_MAP_FEAT

DESCRIPTION: Interrupt/Feature mapping on INT1

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x56		INT1_MAP_FEAT		0x00	
	0	step_counter_out	Step-counter watermark or Step-detector output	0x0	R
	71	reserved	Not-assigned.	0x0	R

Register (0x57) INT2_MAP_FEAT

DESCRIPTION: Interrupt/Feature mapping on INT2

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x57		INT2_MAP_FEAT		0x00	
	0	step_counter_out	Step-counter watermark or Step-detector output	0x0	R
	71	reserved	Not-assigned.	0x0	R

Register (0x58) INT_MAP_DATA

DESCRIPTION: Data Interrupt mapping for both INT pins

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x58		INT_MAP_DATA		0x00	
	0	ffull_int1	FIFO Full interrupt mapped to INT1	0x0	RW
	1	fwm_int1	FIFO Watermark interrupt mapped to INT1	0x0	RW

2	drdy_int1	Data Ready interrupt mapped to INT1	0x0	RW
3	err_int1	Error interrupt mapped to INT1	0x0	RW
4	ffull_int2	FIFO Full interrupt mapped to INT2	0x0	RW
5	fwm_int2	FIFO Watermark interrupt mapped to INT2	0x0	RW
6	drdy_int2	Data Ready interrupt mapped to INT2	0x0	RW
7	err_int2	Error interrupt mapped to INT2	0x0	RW

Register (0x59) INIT_CTRL

DESCRIPTION: Start initialization

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x59		INIT_CTRL		0x00	
	70	uc_conf	Start initialization	0x0	RW

Register (0x5B) INIT_ADDR_0

DESCRIPTION: Base address of the initialization data. Increment by burst write length in bytes/2 after each burst write operation. Please ignore, if your host supports to load the initialization data in a single 8kB burst write operation.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x5B		INIT_ADDR_0		0x00	
	30	base_0_3	Bits 0 to 3 of the base address for initialization data.	0x0	RW

Register (0x5C) INIT_ADDR_1

DESCRIPTION: Base address of the initialization data. Increment by burst write length in bytes/2 after each burst write operation. Please ignore, if your host supports to load the initialization data in a single 8kB burst write operation.

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x5C		INIT_ADDR_1		0x00	
	70	base_11_4	Bits 4 to 11 of the base address for initialization data.	0x0	RW

Register (0x5E) INIT_DATA

DESCRIPTION: Initialization register

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x5E		INIT_DATA		0x00	
	70	data	Register for initialization data	0x0	RW

Register (0x5F) INTERNAL_UC_STATUS

DESCRIPTION: Internal error flags. Value of all reserved bits should be ignored.

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x5F		INTERNAL_UC_STATUS		0x00	
	0	sleep	Reserved for further use	0x0	R
	1	int_err_1	Internal error flag - long processing time, processing halted	0x0	R
	2	int_err_2	Internal error flag - fatal error, processing halted	0x0	R
	3	dma_active	Reserved for further use	0x0	RW

Register (0x68) AUX_IF_TRIM

DESCRIPTION: Auxiliary interface trim register (NVM backed)

RESET: 0x01

Address	Bit	Name	Descrip	tion	Reset	Access	
0x68		AUX_IF_TRIM				0x01	
	10	asda_pupsel	Pullup c	onfiguration for	ASDA	0x1	RW
			Value	Name	Description		
			0x00	pup_res_off	Pullup off		
			0x01	pup_res_40k	Pullup 40k		
			0x02	pup_res_10k	Pullup 10k		
			0x03	pup_res_2k	Pullup 2k		
	2	spare3	(Spare N	NVM bits.)		0x0	RW

Register (0x69) GYR_CRT_CONF

DESCRIPTION: Component Retrimming for Gyroscope

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Descript	ion		Reset	Access
0x69		GYR_CRT_CONF				0x00	
	2	crt_running	CRT com	pleted, ch	s currently running. If eck CRT_STATUS pletion status Description disabled enabled	0x0	RW
	3	rdy_for_dl	data	Name ongoing complete	Description ongoing or not started complete	0x0	R

Register (0x6A) NVM_CONF

DESCRIPTION: NVM Configuration

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Descrip	tion		Reset	Access
0x6A		NVM_CONF				0x00	
	1	nvm_prog_en	Enable I	NVM prog	ramming.	0x0	RW
			Value	Name	Description		
			0x00	disable	disable		
			0x01	enable	enable		

Register (0x6B) IF_CONF

DESCRIPTION: Serial interface settings

RESET: 0x00

Address	Bit	Name	Descrip	Description			Access
0x6B		IF_CONF				0x00	
	0	spi3	Configur Value	Configure SPI Interface Mode for primary interface Value Name Description		0x0	RW
			0x00 0x01	spi4	SPI 4-wire mode SPI 3-wire mode		
	1	spi3_ois	Configure enabled		terface Mode for OIS interface (if	0x0	RW

		Value	Name	Description		
		0x00	spi4	SPI 4-wire mode		
		0x01	spi3	SPI 3-wire mode		
4	ois_en		_	ration - OIS enable bit. It has n aux_en.	0x0	RW
5	aux_en			ration - AUX enable bit. It has an ois_en.	0x0	RW

Register (0x6C) DRV

DESCRIPTION: Drive strength control register (NVM backed)

RESET: 0xFF

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x6C		DRV		0xFF	
	20	io_pad_drv1	Output pad drive strength setting.	0x7	RW
	3	io_pad_i2c_b1	Output pad drive strength setting.	0x1	RW
	64	io_pad_drv2	Output pad drive strength setting.	0x7	RW
	7	io_pad_i2c_b2	Output pad drive strength setting.	0x1	RW

Register (0x6D) ACC_SELF_TEST

DESCRIPTION: Settings for the accelerometer self-test configuration and trigger

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x6D		ACC_SELF_TEST		0x00	
	0	acc_self_test_en	Value Name Description 0x00 disabled disabled 0x01 enabled enabled	0x0	RW
	2	acc_self_test_sign	select sign of self-test excitation asValueNameDescription0x00negativenegative0x01positivepositive	0x0	RW
	3	acc_self_test_amp	select amplitude of the selftest deflection:ValueNameDescription0x00lowlow0x01highhigh	0x0	RW

Register (0x6E) GYR_SELF_TEST_AXES

DESCRIPTION: Settings for the gyroscope AXES self-test configuration and trigger

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x6E		GYR_SELF_TEST_AXES		0x00	
	0	gyr_st_axes_done	STATUS: functional test of detection channels finished.	0x0	R
	1	gyr_axis_x_ok	status of gyro X-axis self test	0x0	R
	2	gyr_axis_y_ok	status of gyro Y-axis self test	0x0	R
	3	gyr_axis_z_ok	status of gyro Z-axis self test	0x0	R

Register (0x70) NV_CONF

DESCRIPTION: NVM backed configuration bits.

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x70		NV_CONF		0x00	
	0	spi_en	disable the I2C and enable SPI for the primary interface, when it is in autoconfig mode Value Name Description 0x00 disabled I2C enabled 0x01 enabled I2C disabled	0x0	RW
	1	i2c_wdt_sel	Select timer period for I2C Watchdog	0x0	RW
			Value Name Description 0x00 short I2C watchdog timeout after 1.25 ms		
			0x01 long I2C watchdog timeout after 40 ms		
	2	i2c_wdt_en	I2C Watchdog at the SDI pin in I2C interface mode	0x0	RW
			ValueNameDescription0x00DisableDisable I2C watchdog0x01EnableEnable I2C watchdog		
	3	acc_off_en	Add the offset defined in the off_acc_[xyz] OFFSET register to filtered and unfiltered Accelerometer data Value Name Description 0x00 disabled Disabled 0x01 enabled Enabled	0x0	RW

Register (0x71) OFFSET_0

DESCRIPTION: Offset compensation for Accelerometer X-axis (NVM backed)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x71		OFFSET_0		0x00	
	70	off_acc_x	Accelerometer offset compensation (X-axis).	0x0	RW

Register (0x72) OFFSET_1

DESCRIPTION: Offset compensation for Accelerometer Y-axis (NVM backed)

RESET: 0x00

DEFINITION (Go to register map):

Addres	s Bit	Name	Description	Reset	Access
0x72		OFFSET_1		0x00	
	70	off acc y	Accelerometer offset compensation (Y-axis).	0x0	RW

Register (0x73) OFFSET_2

DESCRIPTION: Offset compensation for Accelerometer Z-axis (NVM backed)

RESET: 0x00

DEFINITION (Go to register map):

Addres	Bit	Name	Description	Reset	Access
0x73		OFFSET_2		0x00	
	70	off acc z	Accelerometer offset compensation (Z-axis).	0x0	RW

Register (0x74) OFFSET_3

DESCRIPTION: Offset compensation for Gyroscope X-axis (NVM backed)

RESET: 0x00

Add	lress	Bit	Name	Description	Reset	Access
0x74	4		OFFSET_3		0x00	
		70	gyr_usr_off_x_7_0	Gyroscope offset compensation (X-axis).	0x0	RW

Register (0x75) OFFSET_4

DESCRIPTION: Offset compensation for Gyroscope Y-axis (NVM backed)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x75		OFFSET_4		0x00	
	70	gyr_usr_off_y_7_0	Gyroscope offset compensation (Y-axis).	0x0	RW

Register (0x76) OFFSET_5

DESCRIPTION: Offset compensation for Gyroscope Z-axis (NVM backed)

RESET: 0x00

DEFINITION (Go to register map):

Address	Bit	Name	Description	Reset	Access
0x76		OFFSET_5		0x00	
	70	gyr_usr_off_z_7_0	Gyroscope offset compensation (Z-axis).	0x0	RW

Register (0x77) OFFSET_6

DESCRIPTION: Offset compensation (MSBs gyroscope, enables) (NVM backed)

RESET: 0x00

Address	Bit	Name	Description	Reset	Access
0x77		OFFSET_6		0x00	
	10	gyr_usr_off_x_9_8	Gyroscope offset compensation (X-axis).	0x0	RW
	32	gyr_usr_off_y_9_8	Gyroscope offset compensation (Y-axis).	0x0	RW
	54	gyr_usr_off_z_9_8	Gyroscope offset compensation (Z-axis).	0x0	RW
	6	gyr_off_en	Add the offset defined in the gyr_usr_off_[xyz] OFFSET register to filtered and unfiltered Gyroscope data Value Name Description 0x00 disabled Disabled 0x01 enabled Enabled	0x0	RW
	7	gyr_gain_en	Compensate the gain as described in section "Sensitivity Error Compensation". Value Name Description 0x00 disabled Disabled 0x01 enabled Enabled	0x0	RW

Register (0x7C) PWR_CONF

DESCRIPTION: Power mode configuration register

RESET: 0x03

DEFINITION (Go to register map):

Address	Bit	Name	Descrip	tion		Reset	Access
0x7C		PWR_CONF				0x03	
	0	adv_power_save	Advance Value 0x00	Name	Description Advanced power save disabled. Advanced power mode enabled.	0x1	RW
	1	fifo_self_wake_up	Value 0x00 0x01	ad disable Name fsw_off fsw_on	d in low power mode Description FIFO read disabled in low power mode FIFO read enabled in low power mode after FIFO interrupt is fired	0x1	RW
	2	fup_en	Fast pov Value 0x00	ver up ena Name fup_off fup_on	Able Description Fast power up disabled Fast power up enabled	0x0	RW

Register (0x7D) PWR_CTRL

DESCRIPTION: Power mode control register

RESET: 0x00

Address	Bit	Name	Descrip	tion		Reset	Access
0x7D		PWR_CTRL				0x00	
	0	aux_en	Value 0x00 0x01	Name aux_off aux_on	Description Disables the Auxiliary sensor. Enables the Auxiliary sensor.	0x0	RW
	1	gyr_en	Value 0x00 0x01	Name gyr_off gyr_on	Description Disables the Gyroscope. Enables the Gyroscope.	0x0	RW
	2	acc_en	Value 0x00	Name acc_off	Description Disables the Accelerometer.	0x0	RW

		0x01	acc_on	Enables the Accelerometer.		
3	temp_en				0x0	RW
		Value	Name	Description		
		0x00	temp_off	Disables the Temperature		
				sensor.		
		0x01	temp_on	Enables the Temperature		
				sensor.		

Register (0x7E) CMD

DESCRIPTION: Command Register

RESET: 0x00

Address	Bit	Name	Descrip	tion		Reset	Access
0x7E		CMD				0x00	
	70	cmd		Available commands (Note: Register will always return 0x00 as read result):			
			Value	Name	Description		
			0x02	g_trigger	Trigger special gyro operations.		
			0x03	usr_gain	Applies new gyro gain value.		
			0xa0	nvm_prog	Writes the NVM backed registers into NVM		
			0xb0	fifo_flush	Clears FIFO content		
			0xb6	softreset	Triggers a reset, all user configuration settings are overwritten with their default state		

5. Legal disclaimer

5.1. Engineering samples

Engineering Samples are marked with an asterisk (*) or (e). Samples may vary from the valid technical specifications of the product series contained in the data sheet. They are therefore not intended or fit for resale to third parties or for use in end products. Their sole purpose is internal client testing. The testing of an engineering sample may in no way replace the testing of a product series. Bosch Sensortec assumes no liability for the use of engineering samples. The Purchaser shall indemnify Bosch Sensortec from all claims arising from the use of engineering samples.

5.2. Product use

Bosch Sensortec products are developed for the consumer goods industry. They may only be used within the parameters of the product data sheet. They are not fit for use in life-sustaining or safety-critical systems. Safety-critical systems are those for which a malfunction is expected to lead to bodily harm, death or severe property damage. In addition, they shall not be used directly or indirectly for military purposes (including but not limited to nuclear, chemical or biological proliferation of weapons or development of missile technology), nuclear power, deep sea or space applications (including but not limited to satellite technology).

The resale and/or use of Bosch Sensortec products are at the purchaser's own risk and his own responsibility. The examination of fitness for the intended use is the sole responsibility of the purchaser.

The purchaser shall indemnify Bosch Sensortec from all third party claims arising from any product use not covered by the parameters of the product data sheet or not approved by Bosch Sensortec and reimburse Bosch Sensortec for all costs in connection with such claims.

The purchaser accepts the responsibility to monitor the market for the purchased products, particularly with regard to product safety, and to inform Bosch Sensortec without delay of all safety-critical incidents.

5.3. Application examples and hints

With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of BMI270, Bosch Sensortec hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights or copyrights of any third party. The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. They are provided for illustrative purposes only and no evaluation regarding infringement of intellectual property rights or copyrights or regarding functionality, performance or error has been made.

6. Document History and Modification

Rev. No	Chapter	Description of modification/changes	Date
1.0		Document creation	June 2020



Bosch Sensortec GmbH

Gerhard-Kindler-Straße 9 72770 Reutlingen / Germany

contact@bosch-sensortec.com www.bosch-sensortec.com

Modifications reserved Specifications subject to change without notice Document number: BST-BMI270-AN000-01 Revision_1.0_062020