Spyglass CDC verification

Speaker:Victor
Advisor: Lih-Yih Chiou
Date: 2024/11/6

Outline

- Introduction
- Import design
- CDC verification

Introduction

- Spyglass is the early design analysis tool enabled efficient verification and optimization of soc designs
- With this tool, designers can gain insight into their designs early in the RTL process.
  - Lint, CDC, LP, DFT, Constraint



Spyglass CDC verification flow



Open GUI

- [spyglass/build] $ spyglass
- [spyglass] $ make spyglass
  - In this exercise & homework

```
[              N26101039_mul]$ make spyglass
maxpend=1
cd ./build; \
spyglass

                                SpyGlass (R)
                            Synopsys TestMAX(TM)

                  Version P-2019.06 for linux64 - Jun 02, 2019

                     Copyright (c) 2001 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
```

Import design

Import design

- Read design file(.v/.sv)
  - read_file –type verilog “top module file”
  - read_file -type sgdc “sgdc file”





Option settings

- Read design & constraint file
  - set_option top “top module name”
  - set_option stop “blackbox module name”
  - set_option incdir “path”
  - set_option enableSV yes



2.

Option	Value
Top Level Design Unit	**top**
Stop Design Unit(s)	SRAM data_array tag_array
Ignore Design Unit(s)	
Diveable Block Abstracted Design Unit(s)	
Interpret Pragma(s)	
Ignore VHDL code within pragma block 'translate'	
Ignore VHDL code within pragma block 'synthesis'	
Enter Macros for Analysis	
Set HDL Parameter(s) Value	
Searches the specified paths for include files	
Specify the library files in the source design	
Specify the library directories containing libraries	
Specify library file extensions	
Enable System Verilog Processing	☑
Enable auto-compilation of gateslib into sglib	☐
Allow Duplicate Module Names in Verilog Designs	☐
Disable Verilog 2k Processing	☐
Run in VHDL87 Compatibility Mode	☐
Automatically Sort VHDL File(s)	

3.

SRAM

data_array

tag_array

4.

Option	Value
Top Level Design Unit	**top**
Stop Design Unit(s)	**SRAM data_array tag_array**
Ignore Design Unit(s)	
Diveable Block Abstracted Design Unit(s)	
Interpret Pragma(s)	
Ignore VHDL code within pragma block 'translate'	☐
Ignore VHDL code within pragma block 'synthesis'	☐
Enter Macros for Analysis	
Set HDL Parameter(s) Value	
Searches the specified paths for include files	../include ../src ../src/AXI ../sim/data_array ../sim/tag_array ../sim/SRAM
Specify the library files in the source design	
Specify the library directories containing libraries	
Specify library file extensions	
Enable System Verilog Processing	
Enable auto-compilation of gateslib into sglib	
Allow Duplicate Module Names in Verilog Designs	
Disable Verilog 2k Processing	
Run in VHDL87 Compatibility Mode	
Automatically Sort VHDL File(s)	

5.

Your include file path

6.

Read design

- Compile and analyze your design
  - current_goal Design_Read -alltop
  - link_design –force
  - Fatel, Error violations must be resolved in this state
- Every time you modify your design, you need to run “Read Design”

- Or you can source the tcl file at spyglass shell at this homework
  - “source ../script/Spyglass_CDC.tcl”

CDC verification

Start CDC check with spyglass

- Goal setup
  - Analyze a specific task “CDC”
- Run Goal
  - It will start to analyze your goal



Violation severity

- Analyze results
  - Fatal
  - Error
  - Warning
  - Information
- Fatal, Error, warning violations must be resolved in this state



Debugging Violations

- Click “Incremental Schematic” to see simplified schematic
- Click “Open Spreadsheet” to see more detail reason
- Click “Waveform Viewer” to see failure signals









Partially-proved warning

- Spyglass provides the number of cycles that have been explored during which no violation has been found.



- Set the fa_atime parameter to increase the amount of time that Spyglass spends on validating a single property.
  - "Set_parameter fa_time 100"

```
sg_shell> set_parameter fa_atime 100
100
sg_shell>
```