Advanced VLSI System Design (Graduate Level) Fall 2024

#### Spyglass CDC verification

Speaker:Victor

Advisor: Lih-Yih Chiou

Date: 2024/11/6

#### Outline

- Introduction
- Import design
- CDC verification

#### Introduction

Spyglass is the early design analysis tool enabled efficient verification and optimization of soc designs


With this tool, designers can gain insight into their designs early in

the RTL process.

▶ Lint, CDC, LP, DFT, Constraint



#### Spyglass CDC verification flow



#### Open GUI

- [spyglass/build] \$ spyglass
- [spyglass] \$ make spyglass
  - ➤In this exercise & homework

```
[ N26101039_mul]$ make spyglass
maxpend=1
cd ./build; \
spyglass

SpyGlass (R)
Synopsys TestMAX(TM)

Version P-2019.06 for linux64 - Jun 02, 2019


Copyright (c) 2001 - 2019 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys,
Inc. This software may only be used in accordance with the terms and conditions
of a written license agreement with Synopsys, Inc. All other use, reproduction,
or distribution of this software is strictly prohibited.
```


Advanced VLSI System Design (Graduate Level) Fall 2024


# Import design

#### Import design

- Read design file(.v/.sv)
  - read\_file -type verilog "top module file"
  - read\_file -type sgdc "sgdc file"







Low Power High Performance VLSI Design Lab

# Read design

- Compile and analyze your design
  - >current\_goal Design\_Read -alltop
  - >link\_design -force
  - > Fatel, Error violations must be resolved in this state
- Every time you modify your design, you need to run "Read Design"




- Or you can source the tcl file at spyglass shell at this homework
  - "source ../script/Spyglass\_CDC.tcl"

Advanced VLSI System Design (Graduate Level) Fall 2024

# **CDC** verification

# Start CDC check with spyglass

- Goal setup
  - Analyze a specific task "CDC"
- Run Goal
  - It will start to analyze your goal



### Violation severity

- Analyze results
  - > Fatal
  - **Error**
  - **>**Warning
  - >Information
- Fatal, Error, warning violations must be resolved in this state

```
Message Tree ( Total: 129, Displayed: 129, Waived: 0 )

Design Read (16)

□ □ cdc/cdc_verify_struct (113)

□ □ Reset_info09a (2): Reports unconstrained asynchronous reset nets

□ □ Reset_check12 (1): Reports flops/latches/sequential element that do not get active reset during power on reset

□ □ Clock_info03b (61): Flags cases not checked for clock domain crossings as the data pin of flop/latch is tied to constant

□ □ M Setup_port01 (2): Reports unconstrained ports summary for top design unit

□ □ M Setup_blackbox01 (6): Reports unconstrained pins summary for black-boxes

□ □ □ Ac_cronv02 (1): Checks combinational convergence of same-domain signals synchronized in the same destination domain

□ □ Ac_crossing01 (1): Generates spreadsheet for Crossing Matrix view


□ □ □ M Ac_sync01 (3): Checks synchronized crossing for scalar signals

□ □ Clock_info15 (1): Generates the PortClockMatrix report and abstracted model for input ports

□ □ Setup_quasi_static01 (1): Reports likely quasi-static candidates in the design
```

# **Debugging Violations**

- Click "Incremental Schematic" to see simplified schematic
- Click "Open Spreadsheet" to see more detail reason
- Click "Waveform Viewer" to see failure signals



Low Power High Performance VLSI Design Lab

# Partially-proved warning

Spyglass provides the number of cycles that have been explored during which no violation has been found.

```
Ac_cdc01a (1): Checks data loss for multi-flop or sync cell or qualifier synchronized clock domain crossings

Later Past('top.clk') to slow('top.clk2') clock crossing(from top.sensor_W.CDC_toggle' to 'top.sensor_W.CDC_synch1') r_v detected. Data hold check Partially-Proved
```

- Set the fa\_atime parameter to increase the amount of time that Spyglass spends on validating a single property.
  - "Set\_parameter fa\_time 100"

```
sg_shell> set_parameter fa_atime 100
100
sg_shell>
```