

Spyglass CDC verification

Speaker: Victor

Advisor: Lih-Yih Chiou


Date: 2024/11/6

Outline

Advanced VLSI
System Design
(Graduate Level)
Fall 2024


- Introduction
- Import design
- CDC verification

- Spyglass is the early design analysis tool enabled efficient verification and optimization of soc designs
- With this tool, designers can gain insight into their designs early in the RTL process.
 - Lint, CDC, LP, DFT, Constraint



Spyglass CDC verification flow

Advanced VLSI
System Design
(Graduate Level)
Fall 2024



Open GUI

- [spyglass/build] \$ spyglass
- [spyglass] \$ make spyglass
 - In this exercise & homework

```
[N26101039_mul]$ make spyglass
maxpend=1
cd ./build; \
spyglass

          SpyGlass (R)
        Synopsys TestMAX(TM)

Version P-2019.06 for linux64 - Jun 02, 2019



Copyright (c) 2001 - 2019 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys,
Inc. This software may only be used in accordance with the terms and conditions
of a written license agreement with Synopsys, Inc. All other use, reproduction,
or distribution of this software is strictly prohibited.
```

Import design

Import design

Read design file(.v/.sv)




- read_file -type verilog "top module file"
- read_file -type sgdc "sgdc file"



Option settings

Read design & constraint file

- set_option top "top module name"
- set_option stop "blackbox module name"
- set_option incdir "path"
- set_option enableSV yes



Read design

► Compile and analyze your design

- `current_goal Design_Read -alltop`
- `link_design -force`
- Fatel, Error violations must be resolved in this state

► Every time you modify your design, you need to run “Read Design”



► Or you can source the tcl file at spyglass shell at this homework

- `"source ../script/Spyglass_CDC.tcl"`

CDC verification


Start CDC check with spyglass

Goal setup

➤ Analyze a specific task “CDC”

Run Goal

➤ It will start to analyze your goal



Violation severity

Analyze results

- Fatal
- Error
- Warning
- Information

Fatal, Error, warning violations must be resolved in this state

message	file
Message Tree (Total: 129, Displayed: 129, Waived: 0)	
Design Read (16)	
cdc/cdc_verify_struct (113)	
Reset_info09a (2) : Reports unconstrained asynchronous reset nets	
Reset_check12 (1) : Reports flops/latches/sequential element that do not get active reset during power on reset	
Clock_info03b (61) : Flags cases not checked for clock domain crossings as the data pin of flop/latch is tied to constant	
Setup_port01 (2) : Reports unconstrained ports summary for top design unit	
Setup_blackbox01 (6) : Reports unconstrained pins summary for black-boxes	
Ac_conv02 (1) : Checks combinational convergence of same-domain signals synchronized in the same destination domain	
Ac_crossing01 (1) : Generates spreadsheet for Crossing Matrix view	
Ac_sync01 (3) : Checks synchronized crossing for scalar signals	
Ac_sync02 (1) : Checks synchronized crossing for vector signals	
Clock_info15 (1) : Generates the PortClockMatrix report and abstracted model for input ports	
Setup_quasi_static01 (1) : Reports likely quasi-static candidates in the design	

Debugging Violations

- Click “Incremental Schematic” to see simplified schematic
- Click “Open Spreadsheet” to see more detail reason
- Click “Waveform Viewer” to see failure signals


The image illustrates the debugging workflow for violations in a VLSI design tool. It shows three key steps:

- Incremental Schematic:** A simplified logic diagram showing the internal structure of the design, including components like `watchdog_timer_rtc` and `watchdog_timer_en_delay_latch1`.
- Open Spreadsheet:** A detailed spreadsheet view showing the violation details. The table below represents the data shown in this view:
- Waveform Viewer:** A timing diagram showing the signals involved in the violation, including `clk2` and `cdc_data[31:0]`.

	A	B	C	D
	Schematic	Type	Signal Name	Source
1	1	Converging Gate	<code>top.watchdog_timer.WDT_counter[0]</code>	<code>top.watchdog_timer.WDT_counter[0]</code>
2	2	Destination flop	<code>top.watchdog_timer.en_delay_latch1</code>	<code>top.watchdog_timer.en_delay_latch1</code>
3	3	Destination flop	<code>top.watchdog_timer.live_delay_latch1</code>	<code>top.watchdog_timer.live_delay_latch1</code>
4	4	Destination flop	<code>top.watchdog_timer.WGT_TOCnt_delay_latch1[31:0]</code>	<code>top.watchdog_timer.WGT_TOCnt_delay_latch1[31:0]</code>

Partially-proved warning

- Spyglass provides the number of cycles that have been explored during which no violation has been found.



- Set the fa_atime parameter to increase the amount of time that Spyglass spends on validating a single property.
 - "Set_parameter fa_time 100"

```
sg_shell> set_parameter fa_atime 100
100
sg_shell>
```