

ARM ISA

Friday, March 23, 2018 3:27 AM

1. LDUR

I. Instruction - D Format

00111000010 (11)	9bit-Addr	00	5bit-BaseReg#	5bit-Reg#
------------------	-----------	----	---------------	-----------

II. Action: $\text{RegFile}[\text{Reg\#}] \leftarrow \text{DM}[\text{9bit-Addr} + \text{RegFile}[\text{BaseReg\#}]]$

2. STUR

I. Instruction - D Format

00111000000 (11)	9bit-Addr	00	5bit-BaseReg#	5bit-Reg#
------------------	-----------	----	---------------	-----------

II. Action: $\text{DM}[\text{9bit-Addr} + \text{RegFile}[\text{BaseReg\#}]] \leftarrow \text{RegFile}[\text{Reg\#}]$

3. ADD

I. Instruction - R Format

10001011000 (11)	5bit-Reg1#	000000	5bit-Reg2#	5bit-DestReg#
------------------	------------	--------	------------	---------------

II. Action: $\text{RegFile}[\text{DestReg\#}] \leftarrow \text{RegFile}[\text{Reg1}] + \text{RegFile}[\text{Reg2}]$

4. ADDI

I. Instruction - I Format

1001000100 (10)	12bit-Immed#	5bit-Reg1#	5bit-DestReg#
-----------------	--------------	------------	---------------

II. Action: $\text{RegFile}[\text{DestReg\#}] \leftarrow \text{RegFile}[\text{Reg1}] + \text{Immed\#}$

5. SUB

I. Instruction - R Format

11001011000 (11)	5bit-Reg1#	000000	5bit-Reg2#	5bit-DestReg#
------------------	------------	--------	------------	---------------

II. Action: $\text{RegFile}[\text{DestReg\#}] \leftarrow \text{RegFile}[\text{Reg1}] - \text{RegFile}[\text{Reg2}]$

6. AND

I. Instruction - R Format

10001010000 (11)	5bit-Reg1#	000000	5bit-Reg2#	5bit-DestReg#
------------------	------------	--------	------------	---------------

II. Action: $\text{RegFile}[\text{DestReg\#}] \leftarrow \text{RegFile}[\text{Reg1}] \& \text{RegFile}[\text{Reg2}]$

7. ORR

I. Instruction - R Format

10101010000 (11)	5bit-Reg1#	000000	5bit-Reg2#	5bit-DestReg#
------------------	------------	--------	------------	---------------

II. Action: $\text{RegFile}[\text{DestReg\#}] \leftarrow \text{RegFile}[\text{Reg1}] \mid \text{RegFile}[\text{Reg2}]$

8. CBZ

I. Instruction - CB Format

10110100 (8)	19-bitAddr	5bit-CheckReg#
--------------	------------	----------------

II. Action: $\text{PC} \leftarrow (\text{RegFile}[\text{CheckReg\#}]) ? \text{PC} + 4 : \text{PC} + \text{Addr}$

9. CBNZ

I. Instruction - CB Format

10110101 (8)	19-bitAddr	5bit-CheckReg#
--------------	------------	----------------

II. Action: $\text{PC} \leftarrow (\text{RegFile}[\text{CheckReg\#}]) ? \text{PC} + \text{Addr} : \text{PC} + 4$

10. B

I. Instruction - B Format

000101 (6)	26bit-Addr
------------	------------

II. Action: $\text{PC} \leftarrow \text{PC} + \text{Addr}$

11. TRAP

I. Instruction - TRAP Format

1111111111 (11)	000000000000000000000000
-----------------	--------------------------

II. Action: Halt (End Program/ Stop Machine)

