

Control Unit Output Table

Saturday, March 24, 2018 10:36 PM

	NotZeroBranch	Reg2Loc	Uncondbranch	ZeroBranch	MemRead	MemtoReg	ALUOp	MemWrite	ALUSrc	RegWrite
<i>LDUR</i>	0	0	0	0	1	1	00	0	1	1
<i>STUR</i>	0	1	0	0	0	0	00	1	1	0
<i>ADD</i>	0	0	0	0	0	0	00	0	0	1
<i>ADDI</i>	0	0	0	0	0	0	00	0	1	1
<i>SUB</i>	0	0	0	0	0	0	10	0	0	1
<i>AND</i>	0	0	0	0	0	0	10	0	0	1
<i>ORR</i>	0	0	0	0	0	0	10	0	0	1
<i>CBZ</i>	0	1	0	1	0	0	01	0	0	0
<i>CBNZ</i>	1	1	0	0	0	0	11	0	0	0
<i>B</i>	0	0	1	0	0	0	11	0	0	0