#### GRADED

# **Q1** Cache Tracing

25 Points

You are given a 4-way set associative cache. Each cache set has four cache entries, valid bits, and "Least Recently Used (LRU)", which holds a sequence of caches ordered based on how recently were they used. For example, an entry of

$$C1 \rightarrow C2 \rightarrow C3 \rightarrow C0$$

indicates C0 as the least recently used cache entry.

In the tables below, an entry denotes the memory address whose data is stored at that location, not the data itself. Additionally, assume the entry in the "Valid" column for an index is the value of the valid bit for each entry at that index. An "O" means each entry in the index is valid, and an "X" means each entry in the index is invalid.

### Q1.1 Cache Trace 1

8 Points

Given the current state of the cache below, what will happen if the CPU accesses the memory location of **51**? Assume that location 51 **has** been previously referenced in the cache.

Index	CO	C1	C2	C3	Valid	LRU
0	4		36	28	X	:
1	33	5	9	45	0	C2  o C3  o C1  o C0
2	14	38	30	18	0	C0  ightarrow C2  ightarrow C1  ightarrow C3
3	39	11	7	27	0	C1 o C3 o C0 o C2

## Hit/Miss & Type:

- O Hit
- O Miss Cold/Compulsory
- O Miss Capacity
- Miss Conflict

ANSWER

Miss - Conflict

Modified Cache Entry (Choose cache & its index)


### Cache


- C0
- O C1
- O C2
- **O** C3
- O None

ANSWER C2

### Index

- O Index 0
- O Index 1





#### Q1.2 Cache Trace 2

8 Points

Given the current state of the cache below, what will happen if the CPU accesses the memory location of **11**? Assume that location **11 has** been previously referenced in the cache.

Index	CO	C1	C2	С3	Valid	LRU
0	12	16	0	8	0	C1 o C3 o C2 o C0
1	1	13	21	9	0	C2  o C1  o C0  o C3
2	¥.	12	۵	쓷	X	
3	3	11	7	19	0	C1  o C2  o C3  o C0

### Hit/Miss & Type:

- O Hit
- O Miss Cold/Compulsory
- O Miss Capacity
- O Miss Conflict

### Modified Cache Entry (Select the cache & its index)


### Cache

- O CO
- O C1
- O C2
- O C3

## None

### Index

- O Index 0
- O Index 1
- O Index 2
- O Index 3
- None




## Q1.3 Cache Trace 3

8 Points

Given the current state of the cache below, what will happen if the CPU accesses the memory location of **12**? Assume that location 12 **has NOT** been previously referenced in the cache.

Index	CO	C1	C2	С3	Valid	LRU
0	32	4	16	8	0	C2 o C3 o C1 o C0
1	5	13	33	41	0	C3 o C1 o C2 o C0
2	18	14	26	22	0	C0  o C1  o C3  o C2




## **Q2** Conditional Variable

24 Points

Given a mutex lock m, and a conditional variable c, the following events happen in the order of occurrence stated below:

- 1. T2 executes mutex-lock(m).
- 2. T1 executes mutex-lock(m).
- 3. T2 executes cond-wait(c, m).
- 4. T1 executes cond-signal(c).
- 5. T1 executes mutex-unlock(m)

Fill in the boxes below. If there is no thread waiting for a lock or a signal, leave the boxes blank.




### Q2.1 Before Step 4


8 Points

Write down the state of the two waiting queues after steps 1, 2, and 3 are completed.

For the mutex variable m, write your answers as a comma-separated list with the first entry being the thread that currently has the lock. For example, if T1 has the lock and T2 is waiting for the lock, you should answer "T1, T2". If a queue is empty, write down "NA"

For the conditional variable c, write a comma-separated list of threads waiting in order that they arrived. For instance, if T1 and T2 are waiting for mutex lock m, you should answer "T1 m, T2 m."





## Q2.2 Before Step 5


8 Points

Write down the state of the two waiting queues **before** step 5. Steps 1, 2, 3, and 4 have completed.

For the mutex variable m, write your answers as a comma-separated list with the first entry being the thread that currently has the lock. For example, if T1 has the lock and T2 is waiting for the lock, you should answer "T1, T2." If a queue is empty, write down "NA"

For the conditional variable c, write a comma-separated list of threads waiting in order that they arrived. For instance, if T1 and T2 are waiting for mutex lock m, you should answer "T1 m, T2 m."





### **Q2.3** After All Steps

8 Points

Write down the state of the two waiting queues after all the steps are completed.

For the mutex variable m, write your answers as a comma-separated list with the first entry being the thread that currently has the lock. For example, if T1 has the lock and T2 is waiting for the lock, you should answer "T1, T2" If a queue is empty, write down "NA"

For the conditional variable c, write a comma-separated list of threads waiting in order that they arrived.



Page coloring is used to make sure that a few least significant bits of the virtual page number (VPN) and physical frame number (PFN) remain unchanged during address translation.

Imagine the following memory hierarchy:

- 64-bit virtual address
- 32-bit physical address
- Virtually-indexed, physically-tagged, 2-way set associative cache
- Page size of 8 KB
- Memory is byte-addressable
- Total Cache Size of 256 KB
- Cache block size of 128 bytes


Assume K = 1024 and M = 1024 \* 1024.

### Q3.1 Overlapping Bits

8 Points

How many of the least significant bits of the VPN must remain unchanged in the VPN-PFN translation?





### Q3.2 Overlap in Cache Address

4 Points

Where in the cache address are the overlapping bits present? (End describes positions touching MSB, and beginning describes positions touching LSB)




### Q3.3 Page Coloring Justification

12 Points

Page coloring provides multiple benefits when it comes to performance in a virtual memory system which implements caches. Identify and explain ONE benefit of page coloring.

Page Coloring guarantees that more of the virtual address bits will remain unchanged by the translation process by choosing the VPN to PFN mapping. It also allows the processor to have a larger virtually indexed physically tagged cache independent of the page size



+ 0 pts Incorrect/blank/no answer

### Q3.4 Work (Optional)

0 Points

If you would like partial credit in case of an incorrect answer on the previous parts, show your work in the field below or attach it as a file:

No files uploaded

3.1: offset bits = log2(page size) = log2(8 kb) = 13 64-13 = 49 VPN

2-way set associative \* 128 bytes/block = 256bytes/set

256 kB total size / 256 bytes/set = 1k (1000) sets which implies 10 bits for the index

so we will need 4 bits to represent 10 values

### **Q4** SMP Cache Coherence

28 Points

We are using a symmetric multiprocessor (SMP) with the following specifications:

- Two processors, P1 and P2
- Each processor has a single cache which is initially empty
- ullet The cache can contain x and y at the same time (i.e. no conflicts)
- Cache coherence protocol: Write-invalidate
- Cache to memory policy: Write-back
- ullet Memory location x initially contains the value 2
- ullet Memory location y initially contains the value 3

Consider the following memory accesses from P1 and P2:

Time	P1	P2
T1	Load $oldsymbol{x}$	Load $y$
T2	Store 4 to $oldsymbol{y}$	Store 6 to $x$
Т3	(man)	Store 7 to $oldsymbol{y}$
T4	Load $oldsymbol{x}$	

Answer the questions below to summarize the activities and values in the caches at **the** specified units of time. Use NP to represent that a value is not present in the cache or that the current entry is invalid.

### **Q4.1** After T2

12 Points

What is the value of  $\boldsymbol{x}$  in the cache of P1?


NP


What is the value of  $\boldsymbol{x}$  in the cache of P2?

6


What is the value of  $\boldsymbol{x}$  in memory?

2





Now, assume that after T4, the process executing on **P2** writes the value of 12 to a new memory location z which is mapped to the **same cache entry** as y, causing y to be evicted from P2's cache. After this operation, what is the value of y in memory?




## Q4.4 Work (Optional)

0 Points

If you would like partial credit in case of an incorrect answer on the previous parts, show your work (the full table) in the field below or attach it as a file:

Y         NP         3         3           T2         X         I         6         2           Y         4         I         3           T3         X         I         6         2           Y         I         7         3	Time	Variables	Cache of P1	Cache of P2	Memory	
T2 X I 6 2 Y 4 I 3 T3 X I 6 2 Y I 7 3 T4 X 2 I 2	T1	х	2	NP	2	
Y         4         I         3           T3         X         I         6         2           Y         I         7         3           T4         X         2         I         2		Y	NP	3	3	
T3 X I 6 2 Y I 7 3 T4 X 2 I 2	T2	Х	1	6	2	
Y I 7 3 T4 X 2 I 2		Υ	4	1	3	
T4 X 2 I 2	Т3	X	1	6	2	
		Υ	1	7	3	
Y I 7 3	T4	X	2	1	2	
		Y	Ī	7	3	



1.3 — Cache Trace 3	<b>5</b> / 8 pts
1.4 (no title)	<b>1</b> /1 pt
QUESTION 2	
Conditional Variable	<b>20</b> / 24 pts
21 Before Step 4	<b>8</b> / 8 pts
2 Before Step 5	<b>4</b> / 8 pts
2.3 After All Steps	<b>8</b> / 8 pts
QUESTION 3	
Page Coloring	<b>20</b> / 24 pts
3.1 — Overlapping Bits	<b>8</b> / 8 pts
32 — Overlap in Cache Address	<b>0</b> / 4 pts
3 Page Coloring Justification	<b>12</b> / 12 pts
3.4 Work (Optional)	<b>0</b> / 0 pts
QUESTION 4	
SMP Cache Coherence	<b>24</b> / 28 pts
41 After T2	<b>12</b> / 12 pts
4 2 After T4	<b>8</b> / 12 pts
4.3 New Memory Access	<b>4</b> / 4 pts
4.4 Work (Optional)	<b>0</b> / 0 pts