
Q1 Datapath Tracing

28 Points




The above is the datapath of the LC-4000, a modified version of LC-2200. Notice the extra MUX north of the "B" register and a wire connecting the Sign Extend output to the new B mux. Also, note that the new mux uses control signals BRSel.

Q1.1 LW microcode

8 Points

Write out the microstates for an efficient LW instruction that makes use of the modifications on the LC-5000 datapath. This LW instruction accomplishes the same goals i.e., loads a 32-bit word from memory into DR using the Base Register and offset.

For each microstate, write the control signals used. Signals irrelevant to the state can be omitted and will be assumed to be zero. **You will lose points for an inefficient answer!** An example answer can be found below. *Note the use of RegSel instead of regno!*



Q1.2 BEQ microcode

20 Points

Write out the microstates for an efficient **BEQ** instruction that makes use of the modifications on the LC-5000 datapath. For each microstate, write the control signals used. Signals irrelevant to the state can be omitted and will be assumed to be zero. **You will lose points for an inefficient answer!**

You should write out the full logic for BEQ; this means including the microstates for when a branch is taken. You should assume that asserting ChkCmp at the correct time will select the correct next state for the branch; and you should assume that the branch is taken in order to write out the full logic for BEQ.

Enter your microstates of the **BEQ** instruction for the LC-5000 below:

1.2 BEQ microcode 20 / 20 pts BEQ1: DrREG, LdA, RegSel=00 BrSel = 0 BEQ2: DrREG, LdB, BRSel=0, RegSel=01 BEQ3: DrALU, LdCR, func=01 we are not requiring this triggered) BEQ4: ChkCmp BEQ5: DrPC, LdA, LdB, BRSel=1 BEQ6: DrALU, LdPC, func=00 ✓ + 4 pts Asserted DrALU, LdPC, func = 00 + 0 pts Works and utilizes BrSel, but still uses more than 5 microstates (ignoring any ChkCmp only microstates) + 10 pts Works, but does not utilize BrSel at all - 2 pts Second to last microstate broken up **Q2** Datapath Design into 2 microstates and is thus + 0 pts Incorrect/Empty

16 Points

In datapath design, two common approaches are to use a single-ported register file or a dualported register file.

Q2.1 LC 2200 Register File

4 Points

What type of register architecture does the LC-2200 have?



O Dual-ported



Q2.2 Single-ported vs Dual-ported Register File

12 Points


Describe one benefit of having a single-ported register file design AND one drawback of having a single-ported register file design.


Advantage of having single-ported vs dual-ported REG FILE: Single-ported has a larger clock cycle width (dual-ported register files aren't very common in the real world because of their slow clock speed)

Disadvantage of having a single-ported vs dual-ported REG FILE: Can only read/write one register at a time whilst dual-ported can read or write two at nearly the same time.

Q3 Microcontroller Design

22 Points





Consider the Flat ROM from the LC-2200 microcontroller. The Z-bit is equivalent to CmpOut in the LC-902 (i.e. it tells the microcontroller whether or not to branch).

The bit layout of the input to the rom looks like this:

```
MSB | --- 4 bit OP --- | --- 1 bit Z --- | --- 5 bit State --- | LSB
```

Q3.1 Fetch microstates

4 Points

Suppose fetch contains 3 microstates (fetch1 starts at 00001), and the base address for next state is 00000. What is the address in ROM that stores the fetch3 and lw1 respectively?

Fetch microstates

- 0 pts Correct

- 0 pts Correct

- 4 pts Incorrect

since the address is 10 bits.

fetch 3: 0000000011 lw1 : 0011000000

Answer is reversed

Iw1 is correct, you just missed a single zero bit


✓ -1 pts Incorrect address size

- 1.5 pts Incorrect fifth bit (Z = 0)
- 2 pts Incorrect OpCode
- 2 pts Incorrect state bits

- **0 pts** Do not take off points for the last five

bits (intended answer: 00000 for fetch1; question wasn't clear)

3 / 4 pts




Q3.2 BEQ microstates


6 Points


Assume BEQ has 6 microstates in total (3 microstates to compare register values and 3 microstates to jump to new address), denote them as *beq1*, *beq2*, ..., *beq6*. At which microstate(s) will we turn on the T bit?

6 / 6 pts microstate(s) will we turn on the T bit? 3.2 BEQ microstates ✓ - 0 pts Correct, Gave Microstates that output the T Bit (Beq3,4,5) (Correct answer) BEQ3, BEQ4, BEQ5 - 0 pts Correct - 6 pts Incorrect - **0 pts** Gave Microstates that require the T bit to be triggered (Beq4, 5, 6) (Accepted Answer) **Q3.3** M bit **- 2 pts** Net 2 instuctions correct (# Correct instructions - Incorrect) 8 Points - 4 pts Net 1 instruction correct Describe the reason why we have a M bit - 6 pts Uncorrect


The M bit is for multiway branches (e.g. fetch3). It tells the ROM to get the next address







Fill in the blanks (in questions 4.1 to 4.5) to indicate the mode (**user, kernel**) of the processor and the state (**user, system**) of the stack. The squiggly black lines indicate a program, and the red arrows indicate a change in what program is executing (with a label indicating what operation is happening).



1 Point

What mode is the processor in?

User

Kernel

What state is the stack in?

User

System

5.1 —	User Program		1 /1pt
	✓ +1 pt	Correct	
	+ 0 pts	Only User (Mode)	
	+ 0 pts	Only User (Stack)	
	+ 0 pts	Incorrect	

Q5.2 Handler 1


1 Point


What mode is the processor in?


User

Kernel

What state is the stack in?







3.3 — M bit	8 / 8 pts
3.4 Minimum bitsize of Next State Register	0 / 4 pts
QUESTION 4	
(no title)	5 / 6 pts
4.1 (no title)	1 / 1 pt
4.2 — (no title)	1 /1 pt
4.3 — (no title)	1 /1 pt
4.4 (no title)	0 / 1 pt
4.5 — (no title)	1 /1 pt
4.6 (no title)	1 /1 pt
QUESTION 5	
System vs. User Stack	3 / 3 pts
5.1 User Program	1 /1pt
5.2 Handler 1	1 /1 pt
5.3 After RTI(2)	1 /1 pt