
Exact uniform routing, fixed equal-capacity bins; ideal flash/ECC bound only
2 selected out of 32 stored experts
8 selected out of 32 stored experts
pair
single
Flash latency reduction vs width=4 (%)
50
25
0
−25
−50
−75
−100
−125
16
32
64
128
256
1024
Per-expert, per-chip shard (KiB)