Result
Mm_Mark_shipMesh

Size
2048 x 2048 x 1

Time
0.82.742376 s

Cycles
1 355 351 ac

GPU
Ampere GA102 - 0x00 RTX A4000

IM Frequency
1 725 MHz

Process
[23332] ExLeVuk.exe

Attributes
Profile Clocks

Summary | Details | Source | Context | Comments | Raw | Session

Compare | Save | View | Export

GPU Speed Of Light Throughput

High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to more clearly identify the highest contributor. High-level throughput can indicate latency issues when memory throughput is low and compute is high (or vice versa) as the achieved throughput is limited by the latency of dependent operations.

Compute (SM) Throughput [%]	21.48	Duration [us]
Memory Throughput [%]	29.99	Elapsed Cycles [cycle]
L1/TEX Cache Throughput [%]	30.03	SM Active Cycles [cycle]
L2 Cache Throughput [%]	5.80	Memory [cycle]
DRAM Throughput [%]	0.76	DRAM Frequency [Ghz]

834.56		
956,176		
937,113.18		
1.13		
7.09		

Speed Of Light

Section Limit: This kernel grid is too small to fill the available resources on this device, resulting in only 0.5 full waves across all SMs. Look at Launch Statistics for more details.

Roofline Analysis

Roofline Analysis: The ratio of peak float (FP32) to double (FP64) performance on this device is 64:1. The workload achieved 2% of this device's FP32 peak performance and 0% of its FP64 peak performance. See the Profiling Guide for more details on roofline analysis.

GPU Throughput

Speed Of Light [50%] [%]

PM Sampling

Timeline view of PM metrics sampled periodically over the workload duration. Enter a collected across multiple passes. Use this section to understand how workload behavior changes over its runtime.

Maximum Sampling Interval [us]	1	# Pass Groups	2
Minimum Sample Size [Minutes]	40	Dropped Samples [samples]	0

PM Sampling

Compute Workload Analysis

Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.

Executed Ipc Elapsed [inst/cycle]	0.41	Issue Slots Busy [%]	29.90
Executed Ipc Active [inst/cycle]	0.41	Issued Ipc Active [inst/cycle]	0.41
Issued Ipc Active [inst/cycle]	1.19		

Section Limit: Tensor is the highest-utilized pipeline (29.3%) based on active cycles, taking into account the rates of its different instructions. It is the logical aggregation of individual Tensor pipelines. It's dominated by its Tensor (FP) sub-pipeline. It is well-utilized, but should not be a bottleneck.

Pipe Utilization (% of active cycles)

Pipe Utilization (% of peak instructions executed)

Memory Workload Analysis

Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully utilizing the involved hardware units (Mem Busy throughput), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory units. Detailed tables with data for each memory unit.

Memory Throughput [Gbyte/s]	4.41	Mem Busy [%]	36.99
L1/TEX Hit Rate [%]	6.03	Max Bandwidth [%]	23.64
L2 Hit Rate [%]	12.25	Mem Pipes Busy [%]	7.41
L2 Compression Input Sectors [sector]	0	L2 Compression Success Rate [%]	0
L2 Compression Ratio	0		

Memory Chart

Shared Load Bank Conflicts
Est. Speedup: 15.15%

The memory access pattern for shared loads might not be optimal and causes on average a 4.5 - way bank conflict across all 414324 shared load requests.This results in 1414027 bank conflicts, which represent 25.00% of the overall 1577344 wavefronts for shared loads. Check the Shared Memory Chapter section for uncorrelated shared loads.

Shared Store Bank Conflicts
Est. Speedup: 31.66%

The memory access pattern for shared stores might not be optimal and causes on average a 2.5 - way bank conflict across all 524288 shared store requests.This results in 524288 bank conflicts, which represent 50.00% of the overall 1048576 wavefronts for shared stores. Check the Shared Memory Chapter section for uncorrelated shared stores.

L1 Conflicts Shared
Est. Speedup: 31.66%

This workload is capable of issuing one instruction per cycle, but for this workload each scheduler only issues an instruction every second cycle on average, resulting in a 50.00% potential gain. Consider changing the kernel launch configuration or other parameters to achieve a higher number of issued instructions per scheduler. Each scheduler can issue one instruction every cycle, but issuing multiple instructions for the same warp in a row might not always be beneficial due to instruction dependencies. Refer to the Scheduler Statistics and Warp State Statistics sections for more details.

Scheduler Statistics

Warps Per Scheduler

Warp State Statistics

Warp State: Check the Warp State Reference for more details on the warp states.

Warp State (All Cycles)

Cycles per Instruction

Instruction Statistics

Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and frequency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipelines, while others remain unused. Using multiple pipelines allows hiding latencies and enables parallel execution. Predicated off instructions do not count towards executed instructions, but do occupy issue slots and get scheduled. Assess if the executed instructions are necessary and if there are any trends that can be changed to reduce the overall number of instructions.

Executed Instructions [inst]	5547456	Avg. Executed Instructions Per Scheduler [inst]	171,345.71
Issued Instructions [inst]	5588,752	Avg. Issued Instructions Per Scheduler [inst]	191,362.29

FP32 Mixed Instructions
Est. Speedup: 2.81%

This kernel executes 4207808 fused and 1143936 non-fused FP32 instructions. By converting pairs of non-fused instructions to their corresponding higher-throughput equivalent, the achieved FP32 performance could be increased by up to 27% (relative to its current performance).

Executed Instruction Categories

Nvcc Function Calltree

Launch Statistics

Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration maximizes device utilization.

Block Size	32	CachePreference	0
Registers Per Thread [register/thread]	168	Static Shared Memory Per Block [byte/block]	0
Grid Size	2,048	Dynamic Shared Memory Per Block [byte/block]	16.73
Threads [thread]	8,192	Driver Shared Memory Per Block [byte/block]	1.02
Waves Per SM	0.53	Shared Memory Configuration Size [byte]	102,400
Launched Threads	65,536	Block Limit	1,024
# SMs [SM]	56	# SPCs	28
Threads Per SPC	0		

Grid Size

The grid for this launch is configured to execute only 32 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize the GPU since each block can be executed by only one multiprocessor. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model description for more details on launch configurations.

Occupancy

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, very occupancy always reduces the ability to hide latency, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution can indicate a potential for optimization.

Block Limit Registers [block]	3	Block Limit Shared Mem [block]	1
Theoretical Active Warps per SM [warp]	8	Block Limit Shared Mem [block]	1
Achieved Occupancy [%]	9.64	Block Limit Warps [block]	4
Achieved Active Warps Per SM [warp]	4.63	Block Limit SM [block]	16

Occupancy

Section Limit: The 2.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the hardware maximum of 12. This is limited by the number of required registers, and the required amount of shared memory.

Impact of Varying Register Count Per Thread

Impact of Varying Block Size

Impact of Varying Shared Memory Usage Per Block

GPU and Memory Workload Distribution

Average distribution of active cycles across all SM. [MP, SMSP, L1, ALU cache, and CRAM]

Average SM Active Cycles [cycle]	507,021.18	Average L1 Active Cycles [cycle]	507,021.18
Average L2 Active Cycles [cycle]	171,600.80	Average SMSP Active Cycles [cycle]	507,992.06
Total DRAM Elapsed Cycles [cycle]	1,722,368	Total L1 Elapsed Cycles [cycle]	28,352,520
Total L2 Elapsed Cycles [cycle]	53,214,792	Total L2 Elapsed Cycles [cycle]	28,352,520
Total SMSP Elapsed Cycles [cycle]	203,616,104	Total DRAM Elapsed Cycles [cycle]	43,224,064

Workload Distribution

Distribution of workload across the individual SMs

Shared Memory Per Block

Source Counters

Source metrics regarding branch efficiency and warp scheduler stalls. Warp Stall Sampling metrics are periodically sampled over the kernel runtime. They indicate when warps were stalled and could be scheduled. See the documentation for a description of all stall reasons. Only focus on stalls if the scheduler's fail to issue every cycle. Too many not-predicated-off threads indicate potential compute inefficiencies. Look at L2 and device memory if the memory is overutilized.

Branch Instructions Ratio [%]	0.03	Branch Instructions [inst]	1,536
Branch Instructions [inst]	5,136,896	Avg. Divergent Branches	0

Uncorrelated Global Accesses
Est. Speedup: 0.01%

This kernel has uncorrelated global accesses resulting in a total of 8192 excessive sectors (3% of the total 255952 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The Memory Workload Analysis Chapter has additional information on reducing uncorrelated device memory accesses.

L2 Theoretical Sectors Global Excessive

Location	Value	Value [%]
ExLeVuk.exe!0x1a (func_pfnentry)	1,536	19
ExLeVuk.exe!0x2 (func_pfnentry)	1,536	19
ExLeVuk.exe!0x3 (func_pfnentry)	1,536	19
ExLeVuk.exe!0x4 (func_pfnentry)	1,536	19
ExLeVuk.exe!0x5 (func_pfnentry)	1,536	19

Uncorrelated Shared Accesses
Est. Speedup: 14.15%

This kernel has uncorrelated shared accesses resulting in a total of 4710592 excessive wavefronts (26% of the total 18358272 wavefronts). Check the L1 Wavefronts Shared Excessive table for the primary source locations. The Memory Workload Analysis Chapter has an example on optimizing shared memory accesses.

L1 Wavefronts Shared Excessive

Location	Value	Value [%]
ExLeVuk.exe!0x1a (func_pfnentry)	524,288	11
ExLeVuk.exe!0x2 (func_pfnentry)	524,288	11
ExLeVuk.exe!0x3 (func_pfnentry)	524,288	11
ExLeVuk.exe!0x4 (func_pfnentry)	524,288	11
ExLeVuk.exe!0x5 (func_pfnentry)	524,288	11

Warp Stall Sampling (All Samples)

Location	Samples	Samples [%]
ExLeVuk.exe!0x1a (func_pfnentry)	4,096	8
ExLeVuk.exe!0x2 (func_pfnentry)	4,096	8
ExLeVuk.exe!0x3 (func_pfnentry)	4,096	8
ExLeVuk.exe!0x4 (func_pfnentry)	4,096	8
ExLeVuk.exe!0x5 (func_pfnentry)	4,096	8

Most Instructions Executed

Location	Value	Value [%]
ExLeVuk.exe!0x1a (func_pfnentry)	32,768	1
ExLeVuk.exe!0x2 (func_pfnentry)	32,768	1
ExLeVuk.exe!0x3 (func_pfnentry)	32,768	1
ExLeVuk.exe!0x4 (func_pfnentry)	32,768	1
ExLeVuk.exe!0x5 (func_pfnentry)	32,768	1

Follow the rules actively to get guidance on how to navigate through the report and quickly discover performance bottlenecks in this kernel.
You could also disable Active Rules to focus on selected performance aspects and make profiling faster