### INTEGRATED CIRCUITS

# DATA SHEET

# 74LVC125

Quad buffer/line driver; 3-State

Product specification Supersedes data of February 1996 IC24 Data Handbook





### Quad buffer/line driver; 3-State

74LVC125

#### **FEATURES**

- Wide supply voltage range of 1.2 to 3.6 V
- In accordance with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5 V
- CMOS lower power consumption
- Direct interface with TTL levels
- Output drive capability 50 Ω transmission lines at 85°C

#### **DESCRIPTION**

The 74LVC125 is a high performance, low-power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC125 consists of four non-inverting buffers/line drivers with 3-State outputs. The 3-State outputs (nY) are controlled by the output enable input (nOE). A HIGH at nOE causes the outputs to assume a high impedance OFF-state.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nA to nY	$C_L = 15 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	3.5	ns
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per buffer	Notes 1 and 2	22	pF


#### NOTES:

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )
  - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:
  - f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF;
- $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma$  ( $C_L \times V_{CC}^2 \times f_0$ ) = sum of the outputs. 2. The condition is  $V_I$  = GND to  $V_{CC}$

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic SO	-40°C to +85°C	74LVC125 D	74LVC125 D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC125 DB	74LVC125 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC125 PW	74LVC125PW DH	SOT402-1


#### PIN CONFIGURATION



#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	1 <del>OE</del> – 4 <del>OE</del>	Data enable inputs (active LOW)
2, 5, 9, 12	1A – 4A	Data inputs
3, 6, 8, 11	1Y – 4Y	Data Outputs
7	GND	Ground (0 V)
14	V <sub>CC</sub>	Positive supply voltage

#### **LOGIC SYMBOL**



## Quad buffer/line driver; 3-State

74LVC125

#### **FUNCTION TABLE**

INP	OUTPUT	
nŌĒ	nY	
L	L	L
L	Н	Н
Н	X	Z

#### NOTES:


H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

#### LOGIC SYMBOL (IEEE/IEC)



#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT	
STIMBUL	PARAMETER	CONDITIONS	MIN	MAX	UNII
V <sub>CC</sub>	DC supply voltage (for max. speed performance)		2.7	3.6	V
V <sub>CC</sub>	DC supply voltage (for low-voltage applications)		1.2	3.6	V
V <sub>I</sub>	DC input voltage range		0	5.5	V
V <sub>I/O</sub>	DC input voltage range for I/Os		0	V <sub>CC</sub>	V
V <sub>O</sub>	DC output voltage range		0	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	$V_I < 0$	-50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	V
V <sub>I/O</sub>	DC input voltage range for I/Os		-0.5 to V <sub>CC</sub> +0.5	V
I <sub>OK</sub>	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
V <sub>OUT</sub>	DC output voltage	Note 2	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>OUT</sub>	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		–60 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

#### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
  device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
  absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# Quad buffer/line driver; 3-State

74LVC125

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

				ı			
SYMBOL	PARAMETER	TEST CONDITIO	NS	Temp = -	40°C to ⋅	+85°C	UNIT
			MIN	TYP <sup>1</sup>	MAX		
	LUCI I loval Innut valtage	V <sub>CC</sub> = 1.2V		V <sub>CC</sub>			V
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V		2.0			V
	LOW lovel length veltage	V <sub>CC</sub> = 1.2V				GND	V
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V				0.8	\ \
		$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 0.000$	= -12mA	V <sub>CC</sub> - 0.5			
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	HIGH level output voltage	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 0.00$	V <sub>CC</sub> -0.2	V <sub>CC</sub>			
V <sub>OH</sub>		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	V <sub>CC</sub> -0.6			\ \	
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	V <sub>CC</sub> - 1.0				
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 0.00$	= 12mA			0.40	
V <sub>OL</sub>	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O$	= 100μΑ		GND	0.20	V
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O =$	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 24\text{mA}$				
1 <sub>1</sub>	Input leakage current	$V_{CC} = 3.6V$ ; $V_I = 5.5V$ or GND	Not for I/O pins		±0.1	±5	μΑ
I <sub>IHZ</sub> /I <sub>ILZ</sub>	Input current for common I/O pins	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND			±0.1	±15	μА
l <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 3.6V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O$		0.1	±10	μА	
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 3.6V; V_{I} = V_{CC} \text{ or GND; I}$		0.1	20	μА	
Δl <sub>CC</sub>	Additional quiescent supply current per input pin	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 4.00$	0.6V; I <sub>O</sub> = 0		5	500	μΑ

#### NOTE:

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

## Quad buffer/line driver; 3-State

74LVC125

#### **AC CHARACTERISTICS**

GND = 0 V;  $t_{r}$  =  $t_{f}$  = 2.5 ns;  $C_{L}$  = 50 pF;  $R_{L}$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

				LIMITS							
SYMBOL	PARAMETER	WAVEFORM	$V_{CC} = 3.3V \pm 0.3V$			٧	<sub>CC</sub> = 2.7\	/	V <sub>CC</sub> = 1.2V	UNIT	
			MIN	TYP <sup>1</sup>	MAX	MIN	TYP	MAX	TYP		
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay nA to nY	Figure 1, 3		3.5	6.5		3.9	7.0		ns	
t <sub>PZH</sub>	3-state output enable time nOE to nY	Figure 2, 3		3.8	7.0		4.4	8.0		ns	
t <sub>PHZ</sub>	3-state output disable time nOE to nY	Figure 2, 3		3.3	5.5		4.0	6.5		ns	

#### NOTE:

#### **AC WAVEFORMS**

 $V_M$  = 1.5 V at  $V_{CC} \ge 2.7$  V

 $V_{M} = 0.5 \times V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$ 

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are the typical output voltage drop that occur with the output load.

 $V_X = V_{OL} + 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V};$ 

$$\begin{split} &V_X = V_{OL} + 0.1 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V}; \\ &V_Y = V_{OH} - 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V}; \end{split}$$

 $V_Y = V_{OH} - 0.1 \times V_{CC}$  at  $V_{CC} < 2.7$  V.




Figure 1. Input (nA) to output (nY) propagation delays.




Figure 2. 3-State enable and disable times.

#### **TEST CIRCUIT**




Figure 3. Load circuitry for switching times.


<sup>1.</sup> These typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

# Quad buffer/line driver; 3-State

74LVC125

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041		0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06\$	MS-012AB				<del>91-08-13</del> 95-01-23


1997 Mar 18 6

# Quad buffer/line driver; 3-State

74LVC125

#### SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	PROJECTION	ISSUE DATE	
SOT337-1		MO-150AB			<del>-95-02-04</del> 96-01-18


1997 Mar 18 7


# Quad buffer/line driver; 3-State


74LVC125


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm


SOT402-1











#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT402-1		MO-153				<del>-94-07-12</del> 95-04-04	

# Quad buffer/line driver; 3-State

74LVC125

### **NOTES**

### Quad buffer/line driver; 3-State

74LVC125

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.

Philips Semiconductors





This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.