/tb_master/U00/i_CLK

INPUT

i_RST

i_DATA_SW   00000010 11111111   01010101   01010101 11111111

i_BT_C

i_BT_B

i_BT_A

SIGNALS DE CONTROLE

w_ENABLE

w_DATA   0000000010101010   0000001011111111   0000010001010101

w_ENABLE_START

w_CTRL_START

w_ENABLE_P2S

0.00000000 ms   0.1 ms   0.2 ms   0.3 ms   0.4 ms   0.5 ms   0.6 ms   0.7 ms

Entity:tb_master Architecture:behavioral Date: Mon Dec 03 08:44:30 HorÃirio brasileiro de verÃ£o 2018   Row: 1 Page: 1

Entity:tb_master Architecture:behavioral Date: Mon Dec 03 08:44:30 HorÃirio brasileiro de verÃ£o 2018   Row: 1 Page: 2