




# **Microcontroladores**

**Arquitectura AVR**

## Diagrama a bloques de la arquitectura AVR



# Registros principales

## AVR CPU General Purpose Working Registers

### SREG – AVR Status Register

The AVR Status Register – SREG – is defined as:

Bit	7	6	5	4	3	2	1	0	
0x3F (0x5F)	I	T	H	S	V	N	Z	C	SREG
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

General  
Purpose  
Working  
Registers


### Stack Pointer

Bit	15	14	13	12	11	10	9	8	
0x3E (0x5E)	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SPH
0x3D (0x5D)	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SPL
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	1	
	1	1	1	1	1	1	1	1	


7	0	Addr.	
R0	0x00		
R1	0x01		
R2	0x02		
...			
R13	0x0D		
R14	0x0E		
R15	0x0F		
R16	0x10		
R17	0x11		
...			
R26	0x1A		X-register Low Byte
R27	0x1B		X-register High Byte
R28	0x1C		Y-register Low Byte
R29	0x1D		Y-register High Byte
R30	0x1E		Z-register Low Byte
R31	0x1F		Z-register High Byte

# Ejecución de Instrucciones

## The Parallel Instruction Fetches and Instruction Executions



## Single Cycle ALU Operation



# Memoria de Programa y de Datos

Program Flash Memory Map

Address (HEX)

0	
	Application Flash Section
0x7FFF/0xFFFF/0x1FFFF	
	Boot Flash Section

Data Memory Map

Address (HEX)

0 - 1F

20 - 5F

60 - 1FF

200

21FF

2200

FFFF

32 Registers	
64 I/O Registers	
416 External I/O Registers	
Internal SRAM (8192 × 8)	
External SRAM (0 - 64K × 8)	