
Microcontroladores

Arquitectura AVR

Diagrama a bloques de la arquitectura AVR



Registros principales

AVR CPU General Purpose Working Registers

SREG - AVR Status Register

The AVR Status Register - SREG - is defined as:

Bit	7	6	5	4	3	2	1	0	
0x3F (0x5F)	I	T	н	S	V	N	Z	С	SREG
Read/Write	R/W	-							
Initial Value	0	0	0	0	0	0	0	0	

General Purpose

Working

VVOIKING

Registers

Stack Pointer

Bit	15	14	13	12	11	10	9	8	
0x3E (0x5E)	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	
0x3D (0x5D)	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	
	7	6	5	4	3	2	1	0	•
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	1	
	1	1	1	1	1	1	1	1	


7		0	Addr.
,	R0		0x00
	R1		0x01
<i>x</i>	R2		0x02
of .	R13		0x0D
	R14		0x0E
	R15		0x0F
	R16		0x10
a a	R17		0x11
·	R26		0x1A
	R27		0x1B
	R28		0x1C
	R29		0x1D
	R30		0x1E
	R31		0x1F

X-register Low Byte X-register High Byte Y-register Low Byte Y-register High Byte Z-register Low Byte


Z-register High Byte

Ejecución de Instrucciones


The Parallel Instruction Fetches and Instruction Executions



Single Cycle ALU Operation



Memoria de Programa y de Datos



FFFF