Mistral documentation

Release 1.0

CONTENTS

1	The (Cyclone V FPGA
	1.1	The FPGAs
	1.2	Bitstream stucture
	1.3	Logic blocks
	1.4	Routing network
	1.5	Programmable inverters
2	Cvclo	oneV internals description
	2.1	Routing network
	2.2	Inner logic blocks
	2.3	Peripheral logic blocks
	2.4	Options
_	~ .	
3	-	oneV library usage
	3.1	Library structure
	3.2	Packages
	3.3	Model information
	3.4	pos, rnode and pnode
	3.5	Routing network management
	3.6	Logic block management
	3.7	Inverters management
	3.8	Pin/package management
	3.9	Options
	3.10	Bitstream management
4	The r	mistral-cv command-line program 119
	4.1	models
	4.2	routes
	4.3	routes2
	4.4	cycle
	4.5	bels
	4.6	decomp
	4.7	comp
	4.8	diff
5	Mistr	ral CycloneV library internals
_	5.1	Structure
	5.2	Routing data
	5.3	Block muxes
	5.4	Logic blocks
	5.1	

5.5	Inverters	123
5.6	Forced-1 bits	123
5.7	Packages	123
5.8	Models	123

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream stucture

The bitstream is built from three rams:

- Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter.

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Name	Instance	Туре	Values	Default	Documentation
ARITH_SEL	0-9	Mux	• adder • lut	lut	TODO
BCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	TODO
BCLR_SEL	0-9	Num	• 0-1	0	TODO
BDFF0	0-9	Mux	• reg • nlut	reg	TODO
BDFF1	0-9	Mux	• reg • nlut	reg	TODO
BDFF1L	0-9	Mux	• reg • nlut	reg	TODO
BEF_SEL	0-9	Mux	• e • f	e	TODO
BPKREG0	0-9	Bool	t/f	f	TODO
BPKREG1	0-9	Bool	t/f	f	TODO
BSCLR_DIS	0-9	Bool	t/f	f	TODO
BSLOAD_EN	0-9	Bool	t/f	f	TODO
B_FEEDBACK_		Num	• 0-1	0	TODO
LUT_MASK	0-9	Ram	64 bits	0	TODO

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
MODE	0-9	Mux		16	TODO
			• 15		
			• 15_ft		
			• 15_fb		
			• 15_ftb		
			• 16		
			• 16_ft		
			• 16_fb • 16_ftb		
			• 17_e0		
			• 17_e0_ft		
			• 17_e0_fb		
			• 17_e0_ftb		
			• 17_e1		
			• 17_e1_ft		
			• 17_e1_fb		
			• 17_e1_ftb		
SHARE	0-9	Bool	t/f	f	TODO
TCLK_SEL	0-9	Mux	U1	off	TODO
		1	• off		
			• clk0		
			• clk1		
			• clk2		
TCLR_SEL	0-9	Num		0	TODO
ICLK_SEL	0-9	Num	• 0-1		ТОДО
TDFF0	0-9	Mux		reg	TODO
			• reg		
			• nlut		
TDFF1	0-9	Mux		reg	TODO
			• reg		
			• nlut		
TDFF1L	0-9	Mux		reg	TODO
IDITIL		IVIUA	• reg	105	1000
			• nlut		
			inut		
TEF_SEL	0-9	Mux		e	TODO
			• e		
			• f		
TPKREG0	0-9	Bool	t/f	f	TODO
TPKREG1	0-9	Bool	t/f	f	TODO
TSCLR_DIS	0-9	Bool	t/f	f	TODO
TSLOAD_EN	0-9	Bool	t/f	f	TODO
		I			ntinues on next page

Table 1 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
T_FEEDBACK_\$BD-9	Num	• 0-1	0	TODO
ACLR0_INV	Bool	t/f	f	TODO
ACLR0_SEL	Mux	• gin1 • clki2	gin1	TODO
ACLR1_INV	Bool	t/f	f	TODO
ACLR1_SEL	Mux	• gin0 • clki3	gin0	TODO
BTO_DIS	Bool	t/f	f	TODO
BYPASS_DIS	Bool	t/f	t	TODO
CLK0_INV	Bool	t/f	f	TODO
CLK0_SEL	Mux	• clka • clkb	clka	TODO
CLK1_INV	Bool	t/f	f	TODO
CLK1_SEL	Mux	• clka • clkb	clka	TODO
CLK2_INV	Bool	t/f	f	TODO
CLK2_SEL	Mux	• clka • clkb	clka	TODO
CLKA_SEL	Mux	• clki0 • gin2	clki0	TODO
CLKB_SEL	Mux	• clki1 • gin3	clki1	TODO
DFT_MODE	Mux	• off • on • dft_pprog	on	TODO
EN0_EN	Bool	t/f	t	TODO
EN0_NINV	Bool	t/f	t	TODO
EN0_SEL	Mux	• gin1 • gin3	gin1	TODO
EN1_EN	Bool	t/f	t	TODO

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
EN1_NINV		Bool	t/f	t	TODO
EN1_SEL		Mux		gin3	TODO
			• gin0		
			• gin3		
EN2_EN		Bool	t/f	t	TODO
EN2_NINV		Bool	t/f	t	TODO
EN_SCLK_LOAI	D_WHAT	Bool	t/f	f	TODO
REGSCAN_LAT	CH_EN	Bool	t/f	f	TODO
SCLR_INV		Bool	t/f	f	TODO
SCLR_MUX		Mux		gin3	TODO
			• gin3		
			• gin2		
SLOAD_INV		Bool	t/f	t	TODO
SLOAD_SEL		Mux		gin0	TODO
			• gin0		
			• gin3		
TTO_DIS		Bool	t/f	f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
A	0-9		GOUT	TODO
ACLR		0-1	TCLK	TODO
В	0-9		GOUT	TODO
С	0-9		GOUT	TODO
CLKIN		0-1	TCLK	TODO
D	0-9		GOUT	TODO
DATAIN		0-3	GOUT	TODO
E0	0-9		GOUT	TODO
E1	0-9		GOUT	TODO
F0	0-9		GOUT	TODO
F1	0-9		GOUT	TODO
FFB0	0-9		GIN	TODO
FFB1	0-9		GIN	TODO
FFB1L	0-9		LD	TODO
FFT0	0-9		GIN	TODO
FFT1	0-9		GIN	TODO
FFT1L	0-9		LD	TODO

2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

TODO: address/data wiring in RAM/ROM mode.

Name	Instance	Туре	Values	Default	Documentation
MADDG_VOLTA	IGE	Mux	• vccl • vcchg	vccl	TODO
MCRG_VOLTAC	E	Mux	• vechg • vecl	vechg	TODO
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LAT	CH_EN	Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE_	LENGTH	Num	• 500 • 650 • 800 • 950	500	TODO

2.2.3 DSP

The DSP blocks provide a multiply-adder with either three 9x9, two 18x18 or one 27x27 multiply, and the 64-bits accumulator. Its large number of inputs and output makes it span two tiles vertically.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Туре	Values	Default	Documentation
ACC_INV	Bool	t/f	f	TODO
AX_SIGNED	Bool	t/f	f	TODO
AY_SIGNED	Bool	t/f	f	TODO
BX_SIGNED	Bool	t/f	f	TODO
BY_SIGNED	Bool	t/f	f	TODO
CASCADE_1ST_EN	Bool	t/f	f	TODO
CASCADE_EN	Bool	t/f	f	TODO
CE_SMUX0_FORCE	Bool	t/f	f	TODO
CE_SMUX0_INV	Bool	t/f	f	TODO
CE_SMUX1_FORCE	Bool	t/f	f	TODO
CE_SMUX1_INV	Bool	t/f	f	TODO
CE_SMUX2_FORCE	Bool	t/f	f	TODO
CE_SMUX2_INV	Bool	t/f	f	TODO
CHAIN_OUTPUT_E	NBool	t/f	f	TODO
CLK_AX17_SEL	Num		0	TODO
		• 0-2		

Table 2 – continued from previous page

Name	Type	Values	Default	Documentation
CLK_AYZ17_SEL	Num	Valado	0	TODO
CLK_ATZI7_SLL	1 Nulli	• 0-2		TODO
		0.2		
CLK_BX17_SEL	Num		0	TODO
CLK_DA17_SEL	INUIII	• 0-2	U	1000
		0-2		
CLK_BYZ17_SEL	Num		0	TODO
CLK_D1Z1/_SLL	INUIII	• 0-2		1000
		0-2		
CLK_DYN_CTRL_S	ENum		0	TODO
CLK_DIN_CIKL_S	EBum	• 0-2	U	1000
		0-2		
CLK_OPREG_SEL	Num		0	TODO
CLK_OF KEO_SEL	Nulli	• 0-2	U	1000
		0-2		
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK_SMUX0_INV	Bool	t/f	1 f	TODO
CLK_SMUX0_INV		V1	labclk0	TODO
CLK_SMUXU_SEL	Mux	• labclk0	labciku	1000
		• 1sim6		
CLE CMINA CEL) /		1.111.1	TODO
CLK_SMUX1_SEL	Mux	1 1 11 1	labelk1	TODO
		• labclk1		
		• 1sim8		
CLK_SMUX2_INV	Bool	t/f	f	TODO
CLK_SMUX2_SEL	Mux	V1	labclk2	TODO
CLK_SMIUA2_SEL	IVIUX	• labclk2	laocik2	1000
		• lsim0		
		ISIIIIO		
COEF_H	Ram	144 bits	0	TODO
COEF_INPUT_EN	Bool	t/f	f	TODO
COEF_L	Ram	144 bits	0	TODO
DEC_INV	Bool	t/f	f	TODO
DELAY_CASCADE		t/f	f	TODO
DELAY_CASCADE		t/f	f	TODO
	Bool	t/f	_	
DFT_CLK_DIS			t e	TODO
DFT_ITG_EN	Bool	t/f	f	TODO
DFT_TDF_EN	Bool	t/f	f	TODO
DOUBLE_ACC_EN		t/f	f	TODO
IDIREG_ACC_CTRI	Mux	1	bypass	TODO
		• bypass		
		• reg		
IDIDEG DEG CONT			1	TODO
IDIREG_DEC_CTRI	Mux		bypass	TODO
		• bypass		
	1	A rog	Ì	1
		• reg		

Table 2 – continued from previous page

Name	Type	Values	Default	Documentation
IDIREG_PRELOAD			bypass	TODO
	Ţ	• bypass		
		• reg		
IDIREG_SUB	Mux		bypass	TODO
_		• bypass		
		• reg		
INREG_CTRL_AX	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_AY	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_AZ	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BX	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BY	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BZ	Mux		bypass	TODO
		• bypass		
		• reg		
MODE	Mux		two_18x19	TODO
		• three_9x9		
		• two_18x19		
		• one_27x27		
		•		
		sum_of_2_18	x19	
		•		
		one_18x18_p	lus_36	
NCLR0_INV	Bool	t/f	f	TODO
NCLR0_SEL	Mux		labclk3	TODO
		• labclk3		
		• lsim2		
NCLR1_INV	Bool	t/f	f	TODO

Table 2 – continued from previous page

Name	Туре	Values	Default	Documentation
NCLR1_SEL	Mux		labclk4	TODO
		• labclk4		
		• lsim3		
OREG_CTRL	Mux		bypass	TODO
		• bypass		
		• reg		
PARTIAL_RECONF	(GBEN)	t/f	f	TODO
PREADDER_EN	Mux		off	TODO
		• off		
		• add		
		• sub		
PRELOAD	Ram	00-3f	0	TODO
PRELOAD_INV	Bool	t/f	f	TODO
PROGINV	Ram	108 bits	0	TODO
SUB_INV	Bool	t/f	f	TODO
SYSTOLIC_REG_EN	l Bool	t/f	f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-4	TCLK	TODO
DATAIN		0-127	GOUT	TODO
DATAOUT		0-73	GIN	TODO

2.2.4 M10K

The M10K blocks provide 10240 (256*40) bits of dual-ported rom or ram.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
A_ADDCLR_EN		Bool	t/f	f	TODO
A_DATA_FLOW	THRU	Bool	t/f	f	TODO
A_DATA_WIDTI	I	Num		40	TODO
			• 1-2		
			• 5		
			• 10		
			• 20		
			• 40		
A_DMY_PWDW	N	Ram	0-f	6	TODO
A_FAST_READ		Bool	t/f	f	TODO
A_FAST_WRITE		Mux		off	TODO
			• off		
			• fast		
			• slow		

Table 3 – continued from previous page

Name	Instance	$\frac{Table \ \ 3 - continue}{Type}$	u irom previous p	Default	Documentation
A_OUTCLR_EN		Mux	values	off	TODO
A_OUTCLK_EN		IVIUX	• off	OII	1000
			• reg		
			• lat		
			- lat		
A_OUTEN_DEL	AY	Ram	0-7	1	TODO
A_OUTEN_PUL	SE .	Ram	0-3	3	TODO
A_OUTPUT_SEI	,	Mux		async	TODO
			• async • reg		
			reg		
A_SAEN_DELA	Y	Ram	0-7	0	TODO
A_SA_WREN_D	ELAY	Ram	0-3	0	TODO
A_WL_DELAY		Ram	0-3	1	TODO
A_WR_TIMER_I	PULSE	Ram	00-1f	06	TODO
BIST_MODE		Bool	t/f	f	TODO
BOT_1_ADDCLI	R_SEL	Num		0	TODO
			• 0-1		
BOT_1_CORECI	K SEL	Num		0	TODO
DOI_I_CORLEI	K_SLL	Num	• 0-1		1000
BOT_1_INCLK_	SEL	Num		0	TODO
			• 0-1		
BOT_1_OUTCLE	C SEL	Num		0	TODO
BOT_T_OCTOL		T (dill	• 0-1		1020
BOT_1_OUTCLE	_SEL	Num		0	TODO
			• 0-1		
DOT CEO INV		D 1	116	C	TODO
BOT_CE0_INV		Bool	t/f	f	TODO
BOT_CE0_SEL		Num	• 0-1	0	TODO
			0-1		
BOT_CE1_INV		Bool	t/f	f	TODO
BOT_CE1_SEL		Num		0	TODO
			• 0-1		
BOT_CLK_INV		Bool	t/f	f	TODO
BOT_CLK_SEL		Num	U1	0	TODO
DOI_CER_SEE		1 Yuiii	• 0-1		1000
DOT GLD DELL			16		TODG
BOT_CLR_INV		Bool	t/f	f	TODO
BOT_CLR_SEL		Num	. 0.1	0	TODO
			• 0-1		
BOT_CORECLK	SEL	Num		0	TODO
			• 0-2		
-		*		•	tinues on next page

Table 3 – continued from previous page

Name Instance	Type	Values	Default	Documentation
BOT_INCLK_SEL	Num	values	0	TODO
BOI_INCLK_SEL	Num	• 0-2		ТОДО
BOT_OUTCLK_SEL	Num	• 0-1	0	TODO
BOT_R_INV	Bool	t/f	f	TODO
BOT_R_SEL	Num	• 0-2	0	TODO
BOT_W_INV	Bool	t/f	f	TODO
BOT_W_SEL	Num	• 0-2	0	TODO
B_ADDCLR_EN	Bool	t/f	f	TODO
B_DATA_FLOW_THRU	Bool	t/f	f	TODO
B_DATA_WIDTH	Num	• 1-2 • 5 • 10 • 20 • 40	1	TODO
B_DMY_DELAY	Ram	0-3	1	TODO
B_DMY_DELAY	Ram	0-3	1	TODO
B_DMY_PWDWN	Ram	0-f	6	TODO
B_FAST_READ	Bool	t/f	f	TODO
B_FAST_WRITE	Mux	 off fast slow	off	TODO
B_OUTCLR_EN	Mux	 off reg lat	off	TODO
B_OUTEN_DELAY	Ram	0-7	1	TODO
B_OUTEN_PULSE	Ram	0-3	3	TODO
B_OUTPUT_SEL	Mux	• async • reg	async	TODO
B_SAEN_DELAY	Ram	0-7	0	TODO
B_SA_WREN_DELAY	Ram	0-3	0	TODO
B_WL_DELAY	Ram	0-3	1	TODO
B_WR_TIMER_PULSE	Ram	00-1f	06	TODO
DISABLE_UNUSED	Bool	t/f	t	TODO
ITG_LFSR	Bool	t/f	f	TODO
PACK_MODE	Bool	t/f	f	TODO

Table 3 – continued from previous page

	stance Ty	pe	Values	Default	Documentation
PR_EN	Во	ool	t/f	f	TODO
TDF_ATPG	Во	ool	t/f	f	TODO
TEST_MODE_OFF		ool	t/f	t	TODO
TOP_ADDCLR_\$EL	, Ni	ım	• 0-1	0	TODO
TOP_CE0_INV	Во	ool	t/f	f	TODO
TOP_CE0_SEL	Nı	ım	• 0-1	0	TODO
TOP_CE1_INV	Во	ool	t/f	f	TODO
TOP_CE1_SEL	Nı	ım	• 0-1	0	TODO
TOP_CLK_INV	Во	ool	t/f	f	TODO
TOP_CLK_SEL		ım	• 0-1	0	TODO
TOP_CLR_INV	Во	ool	t/f	f	TODO
TOP_CLR_SEL	Nı	ım	• 0-1	0	TODO
TOP_CORECLK_SE	L Nu	ım	• 0-2	0	TODO
TOP_INCLK_SEL	Nı	ım	• 0-2	0	TODO
TOP_OUTCLK_\$EL	Nu	ım	• 0-1	0	TODO
TOP_OUTCLR_SEL	Nu	ım	• 0-1	0	TODO
TOP_R_INV	Во	ool	t/f	f	TODO
TOP_R_SEL		ım	• 0-2	0	TODO
TOP_W_INV	Во	ool	t/f	f	TODO
TOP_W_SEL		ım	• 0-2	0	TODO
TRUE_DUAL_PORT	Вс	ool	t/f	f	TODO
	255 Ra	ım	40 bits	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-5	TCLK	TODO
DATAIN		0-83	GOUT	TODO
DATAOUT		0-39	GIN	TODO

2.3 Peripheral logic blocks

2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
IOCSR_STD	0-3	Mux	• nvr_high	nvr_high	TODO
			• nvr_nign • nvr_low		
			• vr		
			• dis		
OUTDUT DUTS	O SCLE_DELAY	ПАЗЛ	t/f	f	TODO
	C-BCLE_DELAY			0	TODO
OUTFUL DOT	I_O-BCLL_DLLAT		• 0		ТОВО
			• 50 • 100		
			• 150		
			150		
	CUSCLE_DELAY	RBS&I	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin	codin	TODO
			• pll		
SLEW_RATE_S		Bool	t/f	f	TODO
TERMINATION	_CONTROL	Mux	• regio	regio	TODO
			• rupdn		
	CONTROL_SHIF		t/f	f	TODO
TERMINATION	_MUQDE	Mux	• pds	pds	TODO
			• rs_static		
			•		
			rt_pds_dyn	amic	
			rt_rs_dynai	nic	
			• rt_static		
USE_BUS_HOL USE_OPEN_DR		Bool Bool	t/f t/f	f f	TODO TODO
USE_PCI_DIOD		Bool	t/f	f	TODO
USE_WEAK_PU		Bool	t/f	1	TODO
DRIVE_STREN		Mux	CC		TODO
			• off • prog_gnd		
			• prog_pwr		
			• lvds_1r		
			• lvds_3r		
			y2n0 mai -	Doiv	
			v3p0_pci_p	IC1X	
			v3p0_lvttl_	4ma	
			•		
			v3p0_lvttl_	8ma	
			v3p0_lvttl_	12ma	
			•		
			v3p0_lvttl_	_ll 6ma	
			v3p3_lvttl_	4ma	
			•		
18			Chapter	2.s-CycloneV inte	rnals description
			v3p0_lvcm		
			• *************************************	05_01114	
			v3n0 lycm	os 12ma	

Port Name	Instance	Port bits	Route node type	Documentation
ACLR	0-3		GOUT	TODO
BSLIPMAX	0-3		GIN	TODO
CEIN	0-3		GOUT	TODO
CEOUT	0-3		GOUT	TODO
CLKIN_IN	0-3	0-1	DCMUX	TODO
CLKIN_OUT	0-3	0-1	DCMUX	TODO
DATAIN	0-3	0-3	GOUT	TODO
DATAOUT	0-3	0-4	GIN	TODO
OEIN	0-3	0-1	GOUT	TODO
SCLR	0-3		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
ACLR	0-3		<	HMC:PHYDDIOADDRACLR	TODO
ACLR	1		<	HMC:PHYDDIOBAACLR	TODO
ACLR	2		<	HMC:PHYDDIOCASNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOCKEACLR	TODO
ACLR	0-1		<	HMC:PHYDDIOCSNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOODTACLR	TODO
ACLR	3		<	HMC:PHYDDIORASNACLR	TODO
ACLR	2		<	HMC:PHYDDIORESETNACLR	TODO
ACLR	2		<	HMC:PHYDDIOWENACLR	TODO
COMBOUT	0		>	CMUXCR:CLKPIN	TODO
COMBOUT	1		>	CMUXCR:NCLKPIN	TODO
COMBOUT	0		>	CMUXHG:CLKPIN	TODO
COMBOUT	1		>	CMUXHG:NCLKPIN	TODO
COMBOUT	0		>	CMUXHR:CLKPIN	TODO
COMBOUT	1		>	CMUXHR:NCLKPIN	TODO
COMBOUT	0		>	CMUXVG:CLKPIN	TODO
COMBOUT	1		>	CMUXVG:NCLKPIN	TODO
COMBOUT	0		>	CMUXVR:CLKPIN	TODO
COMBOUT	1		>	CMUXVR:NCLKPIN	TODO
COMBOUT	0		>	FPLL:CLKIN	TODO
COMBOUT	2		>	FPLL:ZDB_IN	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIOADDRDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOBADOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOCASNDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIOCKDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOCKEDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIOCKNDOUT	TODO
DATAIN	0-1	0-3	<	HMC:PHYDDIOCSNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIODMDOUT	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIODQDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIODQSBDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIODQSDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOODTDOUT	TODO
DATAIN	3	0-3	<	HMC:PHYDDIORASNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIORESETNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOWENDOUT	TODO
DATAOUT	0-3	0-3	>	HMC:DDIOPHYDQDIN	TODO
				continu	ues on next page

Table 4 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
OEIN	0-3	0-1	<	HMC:PHYDDIODQOE	TODO
OEIN	1	0-1	<	HMC:PHYDDIODQSBOE	TODO
OEIN	0	0-1	<	HMC:PHYDDIODQSOE	TODO
PLLDIN	3		<	FPLL:EXTCLK	TODO

2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDR_DQS_DE	LAY_CHAIN_LEN	CREath	0-3	0	TODO
DELAY_CHAIN_	CONTROL_INPU	ГМих		dll1in	TODO
			• dll1in • dll2in		
			• core_in		
			• sel_0		
	LATCHES_BYPA		t/f	f	TODO
	NOVRD_REG_EN	Bool	t/f	f	TODO
	NOVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID7	ГН	Num		8	TODO
			• 0		
			• 8		
			• 16		
			• 32		
DOS DELAY CI	HAIN_PWDOWN_	DRADEE DIS	t/f	t	TODO
	HAIN PWDOWN		t/f	f	TODO
\	HAIN_RB_ADDI_I	1	t/f	f	TODO
DOS DELAY CH		Ram	0-3	3	TODO
	HAIN_TWO_DLY_		t/f	t	TODO
DOS ENABLE S		Mux		combi pst	TODO
			•	_r · ·	
			combi_pst		
			• pst		
			• ht_pst		
			• pst_ena		
	RANSFER_NEG_E		t/f	f	TODO
DQS_POSTAMB		Bool	t/f	f	TODO
DQS_POSTAMB	LE_NEJ_SEL	Mux		cff	TODO
			• cff		
			• ip_sc		
DQS_PWR_SVG	EN	Bool	t/f	t	TODO
HR_CLK_PST_I		Bool	t/f	t	TODO

Table 5 – continued from previous page

Name Instance	Type	Values	Default	Documentation
HR_CLK_PST_SEL	Mux	Talabo	seq_hr_clk	TODO
INCERT STEEL	IVIUA	•	seq_m_en	TODO
		dqs_clkout		
		• uqs_cikout		
		seq_hr_clk		
		seq_m_en		
PST_DQS_CLK_INV_PHASE_INV	/ Bool	t/f	f	TODO
PST_DQS_CLK_INV_PHASE_SEI		01	cff	TODO
	I WIGH	• cff		1020
		• ip_sc		
		IP_SC		
PST_DQS_DELAY_CHAIN_LENG	TRam	0-3	0	TODO
PST_USE_PHASECTRLIN	Bool	t/f	f	TODO
RBT_BYPASS_VAL	Ram	0-1	0	TODO
RBT_NEJ_OCT_HALFT_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_INV	Bool	t/f	f	TODO
RB_2X_CLK_OCT_EN	Bool	t/f	f	TODO
RB_2X_CLK_OCT_INV	Bool	t/f	f	TODO
RB_ACLR_LFIFO_EN	Bool	t/f	f	TODO
RB_ACLR_PST_EN	Bool	t/f	f	TODO
RB_BYP_OCT_SEL	Mux		bypass_val	TODO
		• combi		
		• reg		
		• reg_2x		
		•		
		bypass_val		
RB_CLK_AC_EN	Bool	t/f	f	TODO
RB_CLK_AC_INV	Bool	t/f	t	TODO
RB_CLK_DQ_EN	Bool	t/f	f	TODO
RB_CLK_HR_EN	Bool	t/f	f	TODO
RB_CLK_OP_EN	Bool	t/f	f	TODO
RB_CLK_OP_SEL	Mux		clk0	TODO
		• clk0		
		• delay_clk		
DD CLV DOT EN	D 1	. 16	C	TODO
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_FR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		seq_hr_clk		
		seq_iii_cik		
RB_HR_BYPASS_CFF_EN	Bool	t/f	t	TODO
LD_III/D II VOO_CLIEM	וטטם	U1	١	1000

Table 5 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RB_HR_BYPASS_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_HR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		seq_hr_clk		
		seq_iii_cik		
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f	t	TODO
RB_LFIFO_OCT_EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
			_	
RB_T11_UNGATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_UNGATING_SEL_IPEN	Mux	CC	cff	TODO
		• cff		
		• ip_sc		
RB_T7_DQS_SEL_DQS_IPEN	Mux		cff	TODO
	171671	• cff		1020
		• ip_sc		
		1-		
RB_T7_SEL_IREG_CFF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
DD VIEWO EN	D 1	16	6	TODO
RB_VFIFO_EN	Bool	t/f	f	TODO
RDFT_ITG_XOR_EN	Bool	t/f		TODO
RXCLK_01_SEL RXCLK_45_SEL	Ram	0-1	0	TODO TODO
RXCLK_45_SEL RXCLK 89 SEL	Ram Ram	0-1	0	TODO
RXCLK_69_SEL RXCLK_CD_SEL	Ram	0-1	0	TODO
TXCLK_23_SEL	Ram	0-1	0	TODO
TXCLK_23_SEL TXCLK 67 SEL	Ram	0-1	0	TODO
TXCLK_AB_SEL	Ram	0-1	0	TODO
TXCLK EF SEL	Ram	0-1	0	TODO
	110111	1 0 1	L	1020

Table 5 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
UPDATE_ENAB		Mux	Taidoo	sel1	TODO
012112_2112		1,14,1	• sel1		1020
			• sel2		
			• core		
			• sel0		
BITSLIP_CFG	0-15	Num		1	TODO
			• 1-11		
CE_OEREG_TIE		Bool	t/f	f	TODO
CE_OUTREG_T	EOFF_EN	Bool	t/f	f	TODO
DDIO_OE_EN	0-15	Bool	t/f	f	TODO
DQS_CLK_SEL	0-15	Mux		clkout0	TODO
			• clkout0		
			• dq_clk		
			• dqs_clk		
			• addr_clk		
FIFO_MODE_SE	L0-15	Mux		fifo_hr_mode	TODO
			•		
			fifo_hr_mo	de	
			•		
			fifo_fr_mod	ae	
			h:4-1:	1	
			bitslip_mod	le	
			des_bs_inp	ant.	
			ucs_os_mp	ut l	
			des_io_inp	lut	
			•		
			ser_output		
FIFO_RCLK_IPE	N0-15	Mux		cff	TODO
			• cff		
			• ip_sc		
FIFO_RCLK_SE	L 0-15	Mux		vcc	TODO
			• clkin1		
			• dqs_clk		
			•		
			seq_hr_clk		
			• vcc		
INPUT_PATH_C	E <u>(</u> JAN)5	Bool	t/f	f	TODO

Table 5 – continued from previous page

Name	Instance	Type	trom previous pa	Default	Documentation
INPUT_REGO_S		Mux		sel_bypass	TODO
			•		
			sel_bypass		
			sel_group_	fifo0	
			•		
			sel_cdatam	xin0	
			sel_cdatam	xin5	
INPUT_REG1_S	EIO-15	Mux		sel_bypass	TODO
			• sal bypass		
			sel_bypass		
			sel_group_	fifo1	
			sel_cdatam	xin1	
			sel_cdatam	xin6	
INPUT_REG2_S	EIO-15	Mux		sel_bypass	TODO
			sel_bypass		
			• sel_group_	 fifo2	
			sel_cdatam	xin2	
			sel_cdatam	xin7	
INPUT_REG3_S	EIO-15	Mux		sel_bypass	TODO
			sel_bypass		
			sel_group_	fifo3	
			sel_cdatam	xin3	
			sel_cdatam	xin8	
INPUT_REG4_S	EI0-15	Mux	•	sel_bypass	TODO
			sel_bypass		
			sel_locked_	dpa	
			sel_cdatam	xin4	
			sel_cdatam	xin9	
INREG_POWER	_WP1_\$TATE	Ram	0-1	0	TODO

Table 5 – continued from previous page

Nome			trom previous pag	•	Decumentation
Name	Instance	Type	Values	Default	Documentation
INREG_SCLR_E		Bool	t/f	f	TODO
INREG_SCLR_V		Ram	0-1	0	TODO
IOREG_PWR_SV		Bool	t/f	t	TODO
IP_SC_OR_FIFO	_SE15	Mux	90	cff	TODO
			• cff		
			• ip_sc		
ID FIEO DOLL	TYYY # #				mon o
IR_FIFO_RCLK_	Ī	Bool	t/f	f	TODO
IR_FIFO_TCLK_	Ī	Bool	t/f	f	TODO
OEREG_ACLR_I		Bool	t/f	f	TODO
OEREG_CLK_IN		Bool	t/f	f	TODO
OEREG_HR_CLI		Bool	t/f	f	TODO
OEREG_OUTPU	T <u>0</u> S E3 L	Mux		sel_oe0	TODO
			• sel_oe0		
			• sel_1x		
			•		
			sel_1x_dela	y	
			• sel_2x		
OFFICE POWER	DIB COTTA TOT	D	0.1	0	TODO
OEREG_POWER		Ram	0-1	0	TODO
OEREG_SCLR_I		Ram	0-1	0	TODO
OEREG_SCLR_H		Bool	t/f	f	TODO
OE_2X_CLK_EN		Bool	t/f	f	TODO
OE_2X_CLK_IN		Bool	t/f	f	TODO
OE_HALF_RATE		Bool	t/f	t	TODO
OE_HALF_RATE	E_OPESN	Mux		cff	TODO
			• cff		
			• ip_sc		
OVERDED MODE					mon o
OUTREG_MODE	F_02-HD	Mux	,	sdr	TODO
			• sdr		
			• ddr		
OUTDEC OUTD	LION 16TO	M		1 :-4- (0	TODO
OUTREG_OUTP	UU- <u>I</u> SEL	Mux		sel_iodout0	TODO
			001 := 10		
			sel_iodout0 • sel_sdr		
			• sei_sur		
			and adm date		
			sel_sdr_dela	ıy	
			• sel_2xff		
OUTREG_POWE	POLITO STATE	Ram	0-1	0	TODO
OUTREG_FOWE		Bool	t/f	f	TODO
OUTREG_SCLR		Ram	0-1	0	TODO
RBE_HRATE_CI		Mux	U-1	clkout1	TODO
KDE_RKATE_CL	<u> </u>	IVIUX	• clkout1	CIKOULI	וטטט
			• cikouti • hr_clk		
			- III_CIK		
RBOE_LVL_FR	CM VS EN	Bool	t/f	f	TODO
RBOE_LVL_FR_		Bool	t/f	f	TODO
KDUE_LVL_FK_		D001	V1		les on next nage

Table 5 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RB FIFO WCLK	OENS	Bool	t/f	f	TODO
RB FIFO WCLK		Bool	t/f	f	TODO
RB_FIFO_WCLK		Mux		clkin0	TODO
			• clkin0		
			• dqs_bus		
RB_IREG_T1T1_		Bool	t/f	f	TODO
RB_OEO_INV	0-15	Bool	t/f	t	TODO
RB_T1_SEL_IRE		Ram	00-1f	0	TODO
RB_T1_SEL_IRE	CO_IPSEN	Mux		cff	TODO
			• cff		
			• ip_sc		
DD TO CEL EDI		D	00.16	0	TODO
	EO-13FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ERI	EO-IBEN	Mux	CC	cff	TODO
			• cff		
			• ip_sc		
RR TO SEL OR	E 0 -11 5 FF DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OR		Mux	00 11	cff	TODO
RB_17_SEE_OR	EO_IG EIV	With	• cff		1000
			• ip_sc		
			r —		
SET_T3_FOR_CI	OATI/SOIN	Ram	0-7	0	TODO
SET_T3_FOR_CI	DATI/SIIN	Ram	0-7	0	TODO
TXOUT_FCLK_S	SEL15	Mux		txout	TODO
			• txout		
			• fclk		
USE_CLR_INRE		Bool	t/f	f	TODO
USE_CLR_OUT	REGI_EN	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Type	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO

Table 6 – continued from previous page

Instance	Name	Instance	Type	Values	Default	Documentation
C2_COUT_EN		Instance				
C2_EXTCLK_DILOUT_EN						
C3_COUT_EN						
C3_EXTCLK_DLLOUT_EN						
C4_COUT_EN						
CS_COUT_EN						
CG_COUT_EN Bool Uf f TODO C7_COUT_EN Bool Uf f TODO C8_COUT_EN Bool Uf f TODO CLKIN_O_SRC Ram 0-f 2 TODO CLK_IOSS_SC Ram 0-f 3 TODO CLK_LOSS_SW_EN Bool Uf f TODO CLK_LOSS_SW_EN Bool Uf f TODO CLK_LOSS_SW_EN Bool Uf f TODO CLK_LOSS_DELAY Ram 0-7 0 TODO CLK_SW_DELAY Ram 0-7 0 TODO CLK_SW_DELAY Ram 0-7 0 TODO CP_CUREENT Ram 0-7 0 TODO CP_CUREENT Ram 0-7 2 TODO CP_CUREENT Ram 0-1 t TODO DPL_SECLA Bool Uf t TODO DPRIO_DES_CILK_INVERT Bool						
C7_COUT_EN Bool Uf f TODO C8_COUT_EN Bool Uf f TODO CLKIN_0_SRC Ram 0-f 2 TODO CLKIN_1_SRC Ram 0-f 3 TODO CLK_LOSS_EDGE Ram 0-1 0 TODO CLK_LOSS_SW_EN Bool Uf f TODO CLK_SW_DELAY Ram 0-7 0 TODO CMP_BUF_DELAY Ram 0-7 0 TODO CMP_COMP Bool Uf f TODO CP_CURENT Ram 0-7 2 TODO CP_CURENT Ram 0-7 2 TODO CP_CURENT Ram 0-7 2 TODO CP_COWP Bool Uf f TODO CP_COWERIDE_SETTING Bool Uf t TODO DPLO_DER_GENERIDE_SETTING Ram 0-3 0 TODO DPRIO_DPS_ATPGMODE_INVERT						
CS_COUT_EN Bool Uf f TODO CLKIN_0_SRC Ram 0-f 2 TODO CLKIN_1_SRC Ram 0-f 3 TODO CLK_LOSS_EDGE Ram 0-1 0 TODO CLK_LOSS_SW_EN Bool Uf f TODO CLK_SW_DELAY Ram 0-7 0 TODO CMP_BUT_DELAY Ram 0-7 0 TODO CP_COMP Bool Uf f TODO CP_CURRENT Ram 0-7 2 TODO CTRL_OVERRIDE_SETTING Bool Uf t TODO CTRL_OVERRIDE_SETTING Bool Uf t TODO DL_SRC Ram 0-1f lc TODO DPRIO_DPS_CENT_DIV Ram 0-3 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool Uf f TODO DPRIO_DPS_CEN_TEST_INVERT Bool Uf f TODO DPRI						
CLKIN_0_SRC Ram 0-f 2 TODO CLKIN_1_SRC Ram 0-f 3 TODO CLK_LOSS_EDGE Ram 0-f 0 TODO CLK_LOSS_SW_EN Bool Uf f TODO CLK_SW_DELAY Ram 0-7 0 TODO CMP_BUF_DELAY Ram 0-7 0 TODO CMP_GURP Bool Uf f TODO CP_COMP Bool Uf f TODO CP_CURRENT Ram 0-7 2 TODO CP_CURRENT Ram 0-7 2 TODO CTKL_OVERRIDE_SETTING Bool Uf t TODO DPL_SRC Ram 0-1f t TODO DPADIV_VCOPH_DIV Ram 0-3 0 TODO DPRIO_DAS_EAS_ADDR Ram 0-3f 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool Uf f TODO DPRIO_DPS_CLK_INVERT						
CLKIN_I_SRC Ram 0-f 3 TODO CLK_LOSS_EDGE Ram 0-1 0 TODO CLK_LOSS_SW_EN Bool tf f TODO CLK_LOSS_SW_EN Bool tf f TODO CLK_SW_DELAY Ram 0-7 0 TODO CMP_BUF_DELAY Ram 0-7 0 TODO CP_COMP Bool Vf f TODO CP_CURENT Ram 0-7 2 TODO DCP_CUK_INC Ram 00-1 1 TODO DPAID_VCOPH_DIV Ram 00-3 0 TODO DPRIO_DAS_ATPGMODE_INVERT Bool Vf f TODO DPRIO_DPS_CLK_INVERT Bool Vf f TODO DPRIO_DPS_ESERVED_INVERT						
CLK_LOSS_EDGE Ram 0-1 0 TODO CLK_LOSS_SW_EN Bool t/f f TODO CLK_SW_DELAY Ram 0-7 0 TODO CMP_BUF_DELAY Ram 0-7 0 TODO CP_COMP Bool t/f f TODO CP_CURRENT Ram 0-7 2 TODO CP_CURRENT Ram 0-1f t TODO CP_CURRENT Ram 0-1f t TODO DCP_CURRENT Bool t/f t TODO DLL_SRC Ram 00-1f t TODO DPRIO_DPS_CEN_ED Ram 0-3 0 TODO DPRIO_DAS_ATPGMODE_INVERT Bool t/f f TODO DPRIO_DPS_CEN_MUX Ram 0-1 0 TODO DPRIO_DPS_ECN_MUX Ram 0-1 0 TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_D						
CLK_LOSS_SW_EN Bool Uf f TODO CLK_SW_DELAY Ram 0-7 0 TODO CMP_BUF_DELAY Ram 0-7 0 TODO CMP_BUF_DELAY Ram 0-7 0 TODO CP_COMP Bool Uf f TODO CP_CURRENT Ram 0-7 2 TODO CTRL_OVERRIDE_SETTING Bool Uf t TODO DLL_SRC Ram 00-1f lc TODO DPAIOV_VCOPH_DIV Ram 0-3 0 TODO DPRIO_BASE_ADDR Ram 00-3f 0 TODO DPRIO_DPS_ATEMONDE_INVERT Bool Uf f TODO DPRIO_DPS_CSR_TEST_INVERT Bool Uf f TODO DPRIO_DPS_RESERVED_INVERT Bool Uf f TODO DPRIO_DPS_REST_N_INVERT Bool Uf f TODO DSM_DITHER Ram 0-3 0 TODO						
CLK_SW_DELAY Ram 0-7 0 TODO CMP_BUF_DELAY Ram 0-7 0 TODO CP_COMP Bool t/f f TODO CP_CURRENT Ram 0-7 2 TODO CTRL_OVERRIDE_SETTING Bool t/f t TODO DLL_SRC Ram 00-1f 1c TODO DPADIV_VCOPH_DIV Ram 0-3 0 TODO DPRIO_DBS_ACDADR Ram 00-3f 0 TODO DPRIO_DBS_ACDADR Ram 00-3f 0 TODO DPRIO_DBS_ACLK_INVERT Bool t/f f TODO DPRIO_DPS_ACLK_INVERT Bool t/f f TODO DPRIO_DPS_CSC_N_TEST_INVERT Bool t/f f TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_DPS_RST_N_INVERT Bool t/f f TODO DSM_DITHER Ram 0-3 0 TODO </td <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td>				1		
CMP_BUF_DELAY Ram 0-7 0 TODO CP_COMP Bool t/f f TODO CP_CURRENT Ram 0-7 2 TODO CTRL_OVERRIDE_SETTING Bool t/f t TODO DLL_SRC Ram 00-1f lc TODO DPADIV_COPH_DIV Ram 0-3 0 TODO DPRIO_BASE_ADDR Ram 00-3f 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool t/f f TODO DPRIO_DPS_ATPGMODE_INVERT Bool t/f f TODO DPRIO_DPS_CLK_INVERT Bool t/f f TODO DPRIO_DPS_CSR_TEST_INVERT Bool t/f f TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_DPS_RST_N_INVERT Bool t/f f TODO DPRIO_DPS_CANE_INVERT Bool t/f						
CP_COMP Bool Uf f TODO CP_CURRENT Ram 0-7 2 TODO CTRL_OVERRIDE_SETTING Bool Uf t TODO DLL_SRC Ram 00-1f tc TODO DPADIV_VCOPH_DIV Ram 0-3 0 TODO DPRIO_BASE_ADDR Ram 00-3f 0 TODO DPRIO_BASE_ADDR Ram 00-3f 0 TODO DPRIO_BASE_ADDR Ram 00-3f 0 TODO DPRIO_DPS_ATPGMORE_INVERT Bool Uf f TODO DPRIO_DPS_CSR_TEST_INVERT Bool Uf f TODO DPRIO_DPS_RESERVED_INVERT Bool Uf f TODO DPRIO_DPS_SCANEN_INVERT Bool Uf f TODO DSM_DITHER Ram 0-3 0 TODO DSM_DITHER Ram 0-3 0 TODO DSM_DITHER Ram 0-3 0 TODO						
CP_CURRENT Ram 0-7 2 TODO CTRL_OVERRIDE_SETTING Bool tf t TODO DLL_SRC Ram 00-1f 1c TODO DPADIV_VCOPH_DIV Ram 0-3 0 TODO DPRIO_BASE_ADDR Ram 00-3f 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool tf f TODO DPRIO_DPS_ATPGMODE_INVERT Bool tf f TODO DPRIO_DPS_ATPGMODE_INVERT Bool tf f TODO DPRIO_DPS_CSCA.INVERT Bool tf f TODO DPRIO_DPS_CSCA.MUX Ram 0-1 0 TODO DPRIO_DPS_RESERVED_INVERT Bool tf f TODO DPRIO_DPS_SCANEN_INVERT Bool tf f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_DESET Bool tf f <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
CTRL_OVERRIDE_SETTING Bool vf t TODO DLL_SRC Ram 00-1f 1c TODO DPADIV_VCOPH_DIV Ram 0-3 0 TODO DPRIO_BASE_ADDR Ram 00-3f 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool vf f TODO DPRIO_DPS_ATEGMORE Bool vf f TODO DPRIO_DPS_CLK_INVERT Bool vf f TODO DPRIO_DPS_CSR_TEST_INVERT Bool vf f TODO DPRIO_DPS_ESERVED_INVERT Bool vf f TODO DPRIO_DPS_RST_N_INVERT Bool vf f TODO DPRIO_DPS_SCANEN_INVERT Bool vf f TODO DSM_OTHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool vf f TODO ECN_TEST_EN Bool vf f TOD						
DLL_SRC Ram 00-1f 1c TODO DPADIV_VCOPH_DIV Ram 0-3 0 TODO DPRIO_BASE_ADDR Ram 0-3 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool t/f f TODO DPRIO_DPS_CLK_INVERT Bool t/f f TODO DPRIO_DPS_CSR_TEST_INVERT Bool t/f f TODO DPRIO_DPS_ESCN_MUX Ram 0-1 0 TODO DPRIO_DPS_ESCN_MUX Ram 0-1 0 TODO DPRIO_DPS_ESCN_MUX Ram 0-1 0 TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DSM_DITHER Ram 0-3 0 TODO DSM_DUT_SEL Ram 0-3 0 TODO DSM_CEL Ram 0-3 0	_					
DPADIV_VCOPH_DIV Ram 0-3 0 TODO DPRIO0_BASE_ADDR Ram 00-3f 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool vff f TODO DPRIO_DPS_CLK_INVERT Bool vff f TODO DPRIO_DPS_CSR_TEST_INVERT Bool vff f TODO DPRIO_DPS_ECN_MUX Ram 0-1 0 TODO DPRIO_DPS_ECN_MUX Bool vff f TODO DPRIO_DPS_ECN_MUX Bool vff f TODO DPRIO_DPS_ECN_MUX Ram 0-3 0 TODO DPRIO_DPS_ECN_MUX Ram 0-3 0 TODO DSM_DITHER Bool vff f TODO DSM_COT_SEL Ram 0-3 0 <						
DPRIO0_BASE_ADDR Ram 00-3f 0 TODO DPRIO_DPS_ATPGMODE_INVERT Bool t/f f TODO DPRIO_DPS_CLK_INVERT Bool t/f f TODO DPRIO_DPS_CSR_TEST_INVERT Bool t/f f TODO DPRIO_DPS_ECN_MUX Ram 0-1 0 TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_DPS_RST_NINVERT Bool t/f f TODO DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
DPRIO_DPS_ATPGMODE_INVERT Bool t/f f TODO DPRIO_DPS_CLK_INVERT Bool t/f f TODO DPRIO_DPS_CSR_TEST_INVERT Bool t/f f TODO DPRIO_DPS_CSR_TEST_INVERT Bool t/f f TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO ECN_BYPASS Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FPLL_ENABLE Bool t/f f TODO					-	
DPRIO_DPS_CLK_INVERT DPRIO_DPS_CSR_TEST_INVERT Bool vf f TODO DPRIO_DPS_CSR_TEST_INVERT Bool vf f TODO DPRIO_DPS_ECN_MUX Ram 0-1 0 TODO DPRIO_DPS_RESERVED_INVERT Bool vf f TODO DPRIO_DPS_RESERVED_INVERT Bool vf f TODO DPRIO_DPS_SCANEN_INVERT Bool vf f TODO DPRIO_DPS_SCANEN_INVERT Bool vf f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool vf f TODO ECN_BYPASS Bool vf f TODO ECN_TEST_EN Bool vf f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FRACTIONAL_CARRY_OUT FRACTIONAL_CARRY_OUT RAM 0-3 3 TODO FRACTIONAL_VALUE_READY BOOL vf f TODO FRACTIONAL_VALUE_READY BOOL vf f TODO LOCK_FILTER_CFG_SETTING RAM 000-fff 001 TODO MANUAL_CLK_SW_EN BOOL vf f TODO M_CNT_BYPASS_EN BOOL vf f TODO MANUAL_CLK_SW_EN BOOL vf f TODO MANUAL_COARSE_DELAY RAM 0-3 0 TODO MANUAL_CLK_SW_EN BOOL vf f TODO MANUAL_COARSE_DELAY RAM 0-7 0 TODO MCNT_FINE_DELAY RAM 0-3 0 TODO						
DPRIO_DPS_CSR_TEST_INVERT Bool Uf f TODO DPRIO_DPS_ECN_MUX Ram 0-1 0 TODO DPRIO_DPS_RESERVED_INVERT Bool Uf f TODO DPRIO_DPS_RST_N_INVERT Bool Uf f TODO DPRIO_DPS_SCANEN_INVERT Bool Uf f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool Uf f TODO ECN_BYPASS Bool Uf f TODO ECN_TEST_EN Bool Uf f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool Uf f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_CARRY_OUT Ram 32 bits 0 TODO <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
DPRIO_DPS_ECN_MUX Ram 0-1 0 TODO DPRIO_DPS_RESERVED_INVERT Bool t/f f TODO DPRIO_DPS_RST_N_INVERT Bool t/f f TODO DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 000-fff f <						
DPRIO_DPS_RESERVED_INVERT DPRIO_DPS_RST_N_INVERT Bool tf f TODO DPRIO_DPS_SCANEN_INVERT Bool tf f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool tf f TODO DSM_RESET Bool tf f TODO ECN_BYPASS Bool tf f TODO ECN_TEST_EN Bool tf f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool tf f TODO FPACTIONAL_CARRY_OUT FRACTIONAL_DIVISION_SETTING FRACTIONAL_VALUE_READY BOOL tf f TODO LOCK_FILTER_TEST BOOL tf f TODO LOCK_FILTER_TEST BOOL tf f TODO MANUAL_CLK_SW_EN BOOL tf f TODO M_CNT_BYPASS_EN BOOL tf f TODO M_CNT_FINE_DELAY Ram 0-7 0 TODO MANUAL_CARSE_DELAY Ram 0-7 0 TODO MANUAL_CITEDO MANUAL_CLARSE_DELAY Ram 0-3 0 TODO						
DPRIO_DPS_RST_N_INVERT Bool t/f f TODO DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_POLIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 00-fff TODO						
DPRIO_DPS_SCANEN_INVERT Bool t/f f TODO DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 00-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO						
DSM_DITHER Ram 0-3 0 TODO DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO						
DSM_OUT_SEL Ram 0-3 0 TODO DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO						
DSM_RESET Bool t/f f TODO ECN_BYPASS Bool t/f f TODO ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO </td <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td>	_					
ECN_BYPASS Bool t/f f TODO ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO						
ECN_TEST_EN Bool t/f f TODO FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO	_					
FBCLK_MUX_1 Ram 0-3 0 TODO FBCLK_MUX_2 Ram 0-1 0 TODO FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LF_TESTEN Bool t/f f TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO						
FBCLK_MUX_2 FORCELOCK FORCELOCK Bool t/f f TODO FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT FRACTIONAL_DIVISION_SETTING FRACTIONAL_VALUE_READY LF_TESTEN Bool t/f f TODO LOCK_FILTER_CFG_SETTING LOCK_FILTER_TEST Bool t/f f TODO M_CNT_BYPASS_EN M_CNT_FINE_DELAY Ram 0-1 0 TODO						
FORCELOCK FPLL_ENABLE Bool t/f f TODO FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LF_TESTEN Bool t/f f TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO						
FPLL_ENABLE FRACTIONAL_CARRY_OUT Ram 0-3 3 TODO FRACTIONAL_DIVISION_SETTING Ram 32 bits 0 TODO FRACTIONAL_VALUE_READY Bool t/f t TODO LF_TESTEN Bool t/f f TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO					_	
FRACTIONAL_CARRY_OUT FRACTIONAL_DIVISION_SETTING FRACTIONAL_VALUE_READY FOOD FRACTIONAL_VAL			Bool			
FRACTIONAL_DIVISION_SETTING FRACTIONAL_VALUE_READY Bool t/f t TODO LF_TESTEN Bool t/f f TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO	<u> </u>					
FRACTIONAL_VALUE_READY LF_TESTEN Bool t/f f TODO LOCK_FILTER_CFG_SETTING LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO						
LF_TESTEN Bool t/f f TODO LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO				1		
LOCK_FILTER_CFG_SETTING Ram 000-fff 001 TODO LOCK_FILTER_TEST Bool t/f f TODO MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO						
LOCK_FILTER_TESTBoolt/ffTODOMANUAL_CLK_SW_ENBoolt/ffTODOM_CNT_BYPASS_ENBoolt/ffTODOM_CNT_COARSE_DELAYRam0-70TODOM_CNT_FINE_DELAYRam0-30TODO			Bool			
MANUAL_CLK_SW_EN Bool t/f f TODO M_CNT_BYPASS_EN Bool t/f f TODO M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO			Ram			
M_CNT_BYPASS_ENBoolt/ffTODOM_CNT_COARSE_DELAYRam0-70TODOM_CNT_FINE_DELAYRam0-30TODO						
M_CNT_COARSE_DELAY Ram 0-7 0 TODO M_CNT_FINE_DELAY Ram 0-3 0 TODO			Bool			
M_CNT_FINE_DELAY Ram 0-3 0 TODO			Bool			
			Ram		0	
M_CNT_HI_DIV_SETTING Ram 00-ff 01 TODO			Ram		,	
	M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
M_CNT_IN_SRC	Instance	Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M CNT PH MUX PRESET SETTING		Ram	0-7	0	TODO
NREVERT_INVERT		Bool	t/f	f	TODO
N_CNT_BYPASS_EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
N_CNT_FINE_DELAY		Ram	0-7	0	TODO
				01	
N_CNT_HI_DIV_SETTING		Ram	00-ff		TODO
N_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
PL_AUX_ATB		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_MINUS		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_PLUS		Bool	t/f	f	TODO
PL_AUX_ATB_EN0		Bool	t/f	f	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_EN1		Bool	t/f	f	TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_MODE		Ram	00-1f	0	TODO
PL_AUX_BG_KICKSTART		Bool	t/f	f	TODO
PL_AUX_BG_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_CURRENT		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f	f	TODO
PM_AUX_CAL_CLK_TEST_SEL		Bool	t/f	f	TODO
PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO
PM_AUX_IQCLK_CAL_CLK_SEL		Ram	0-7	0	TODO
PM_AUX_RX_IMP		Ram	0-3	0	TODO
PM_AUX_TERM_CAL		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TEST_COUNTER		Bool	t/f	f	TODO
PM_AUX_TX_IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION_BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
		1			les on nevt nage

Table 6 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G_ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH_EN		Bool	t/f	f	TODO
VCO_DIV		Ram	0-1	1	TODO
VCO_PH0_EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO_PH2_EN		Bool	t/f	f	TODO
VCO_PH3_EN		Bool	t/f	f	TODO
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO_PH6_EN		Bool	t/f	f	TODO
VCO_PH7_EN		Bool	t/f	f	TODO
VCTRL_TEST_VOLTAGE		Ram	0-7	3	TODO
EXTCLK_CNT_SRC	0-1	Ram	00-1f	1c	TODO
EXTCLK_ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-8	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8	Ram	0-3	0	TODO
CNT_IN_SRC	0-8	Ram	0-3	2	TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-7	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_HI_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ATPGMODE			GOUT	TODO
CLK0_BAD			GIN	TODO
CLK1_BAD			GIN	TODO
CLKEN		0-1	GOUT	TODO
CLKSEL			GIN	TODO
CNT_SEL		0-4	GOUT	TODO
CSR_TEST			GOUT	TODO
EXTSWITCH			GOUT	TODO
FBCLK_IN_L			DCMUX	TODO
FBCLK_IN_R			DCMUX	TODO
LOCK			GIN	TODO
NRESET			GOUT	TODO
PFDEN			GOUT	TODO
PHASE_DONE			GIN	TODO
PHASE_EN			GOUT	TODO
REG_BYTE_EN		0-1	GOUT	TODO
REG_CLK			DCMUX	TODO
REG_CLK			GOUT	TODO
REG_MDIO_DIS			GOUT	TODO
REG_READ			GOUT	TODO
REG_READDATA		0-15	GIN	TODO
REG_REG_ADDR		0-5	GOUT	TODO
REG_RST_N			GOUT	TODO
REG_SER_SHIFT_LOAD			GOUT	TODO
REG_WRITE			GOUT	TODO
REG_WRITEDATA		0-15	GOUT	TODO
SCANEN			GOUT	TODO
UP_DN			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKDOUT		0	>	DLL:CLKIN	TODO
CLKIN		0-3	<	GPIO:COMBOUT	TODO
CLKOUT		0-8	>	CMUXCR:PLLIN	TODO
CLKOUT		5-8	>	CMUXHG:PLLIN	TODO
CLKOUT		0-8	>	CMUXHR:PLLIN	TODO
CLKOUT		5-8	>	CMUXVG:PLLIN	TODO
CLKOUT		0-8	>	CMUXVR:PLLIN	TODO
EXTCLK			>	GPIO:PLLDIN	TODO
ZDB_IN			<	GPIO:COMBOUT	TODO

2.3.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

2.3.5 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

Name	Instance	Туре	Values	Default	Documentation
CLKPIN_INPUT	SELECT_0	Mux	• pin0 • pin2	pin0	TODO
CLKPIN_INPUT	SELECT_1	Mux	• pin1 • pin3	pin1	TODO
ENABLE_REGIS	TŒ-R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-5	Ram	0-f	f	TODO
NCLKPIN_INPU	T <u>O</u> SELECT_0	Mux	• npin0 • npin2	npin0	TODO
NCLKPIN_INPU	T <u>o</u> select_1	Mux	• npin1 • npin3	npin1	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_ment0	vcc	TODO
TOP_PRE_INPU	T_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU	T_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-5		RCLK	TODO
ENABLE	0-5		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		0-17	<	FPLL:CLKOUT	TODO

2.3.6 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each.

	Instance	Туре	Values	Default	Documentation
BURST_COUNT		Ram	0-7	0	TODO
BURST_COUNT_	CT RL	Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLKPIN_INPUT_	SELECT_0	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_1	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_2	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_3	Mux	• pina • pinb	pina	TODO
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C		Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
ENABLE_REGIST	ÆR_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIST	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-3	Ram	00-3f	23	TODO
NCLKPIN_INPUT		Mux	• npina • npinb	npina	TODO
NCLKPIN_INPUT	COSELECT_1	Mux	• npina • npinb	npina	TODO

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
NCLKPIN_INPU	TOSELECT_2	Mux		npina	TODO
			• npina		
			• npinb		
NCLKPIN_INPU	TOSELECT_3	Mux		npina	TODO
			• npina		
			• npinb		
ORPHAN_PLL_I	NOP-CT_SELECT_0	Mux		orphan_pll0	TODO
			•		
			orphan_pll(
			orphan_pll3		
ODDYKA ST. ST. ST.		7.6	1		3000
ORPHAN_PLL_I	NOPOT_SELECT_1	Mux	•	orphan_pll1	TODO
			orphan_pll1		
			•		
			orphan_pll4		
ORPHAN_PLL_I	NOP-CT_SELECT_2	Mux		orphan_pll2	TODO
			•		
			orphan_pll2		
			orphan_pll5		
		7.6			mon o
TESTSYN_ENO	U'0 <u>-</u> \$ELECT	Mux	• core_en	core_en	TODO
			•		
			pre_synenb		
DYNAMIC_CLK	SELECT	Bool	t/f	f	TODO
	IVER_SELECT_0	Mux		in0_vcc	TODO
			in0_vccin1		
			• in1 • in2_vcc		
			• in3_vcc		
			• in4_vcc		
			in5in6		
			• in7		

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
	IVER_SELECT_1	Mux	- 0.000	in0_vcc	TODO
I LLDDACK_DK	I V DIC_SEDECT_1	1 11 UA	• in0_vcc	1110_vcc	1000
			_		
			• in1		
			• in2_vcc		
			• in3_vcc		
			• in4_vcc		
			• in5		
			• in6		
			• in7		
ORPHAN_PLL_F	EEDBACK_OUT_	SRAdiCT_0	0-1	0	TODO
ORPHAN_PLL_I	EEDBACK_OUT_	SRAdicT_1	0-1	0	TODO
PLL_FEEDBACK	_ENABLE_0	Mux		vcc	TODO
			• vcc		
			pll_mcnt0		
			• –		
PLL FEEDBACK	ENABLE 1	Mux		vcc	TODO
_			• vcc		
			• pll_mcnt0		
			F		
PLL_FEEDBACK	_OUT_SELECT_(Ram	0-1	0	TODO
_	 _OUT_SELECT_1	Ram	0-1	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-1	GCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-3		GCLK	TODO
ENABLE	0-3		GOUT	TODO
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-1	0-3	GOUT	TODO
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		7	<	GPIO:COMBOUT	TODO
NCLKPIN		7	<	GPIO:COMBOUT	TODO
PLLIN		0-7	<	FPLL:CLKOUT	TODO
PLLIN		0-3	<	HPS_CLOCKS:CLKOUT	TODO

2.3.7 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documentation
BURST_COUNT	0-3	Ram	0-7	0	TODO
BURST_COUNT	_OTRL	Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLK_SELECT_A		Ram	0-3	0	TODO
CLK_SELECT_B		Ram	0-3	0	TODO
CLK_SELECT_C		Ram	0-3	0	TODO
CLK_SELECT_D		Ram	0-3	0	TODO
ENABLE_REGIS		Mux	enoutreg1_enoutreg2_enoutvcc	vcc	TODO
ENABLE_REGIS	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-3	Ram	00-1f	1b	TODO
TESTSYN_ENOU	JO_\$ELECT	Mux	• core_en • pre_synenb	pre_synenb	TODO
DYNAMIC_CLK	SELECT	Bool	t/f	f	TODO
PLL_FEEDBACK		Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_ment0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	C_ENABLE_2	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACk	C_ENABLE_3	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-2	GCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-3		GCLK	TODO
ENABLE	0-3		GOUT	TODO
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-1	0-3	GOUT	TODO
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		0-11	<	FPLL:CLKOUT	TODO
PLLIN		4-7	<	HPS_CLOCKS:CLKOUT	TODO

2.3.8 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

Name Instance	Туре	Values	Default	Documentation
CLKPIN_INPUT_SELECT	Mux	a nino	pina	TODO
		• pina • pinb		
		pillo		
ENABLE_REGISTER1MODE	Mux		vcc	TODO
_ _		• enout		
		reg1_enot	11	
		• regr_enot		
		reg2_enot	ıt	
		• vcc		
ENABLE_REGISTER1POWER_UI	Num	• 0-1	1	TODO
INPUT_SELECT 0-11	Ram	00-1f	13	TODO
NCLKPIN_INPUT <u>0</u> SELECT	Mux	• npina	npina	TODO
		• npinb		
		IIpilio		
BOT_PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_2	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_3	Ram	00-1f	1f	TODO
FEEDBACK_DRIVER_SELECT_0	Mux	• vcc	vcc	TODO
		•		
		orphan_pl	ll_mcnto0	
		orphan_pl	II mento 1	
		• Orpilali_pi		
		orphan_pl	ll mento2	
		1 –1	Ī	
FEEDBACK_DRIVER_SELECT_1	Mux	• vcc	vcc	TODO
		•		
		orphan_pl	ll_mcnto0	
		•		
		orphan_pl	ll_mcnto1	
		• ambas ==1	II manta?	
		orphan_pl	11_11101102	
PLL_FEEDBACK_ENABLE_0	Mux		vcc	TODO
		• vcc • pll_ment0		-
		- pii_meme	'	
PLL_FEEDBACK_ENABLE_1	Mux	• vcc	vcc	TODO
_		• vcc • pll_ment()		
		pn_mento		
PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_2	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_3	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_1 TOP_PRE_INPUT_SELECT_2	Ram	00-1f 00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_3	Ram Ram	00-1f 00-1f	1f 	TODO TODO
38	Kaiii	Chapter	2. CvcloneV	nternals description

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBIN		0-1	DCMUX	TODO
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-11		RCLK	TODO
ENABLE	0-11		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		7	<	GPIO:COMBOUT	TODO
NCLKPIN		7	<	GPIO:COMBOUT	TODO
PLLIN		0-19	<	FPLL:CLKOUT	TODO
PLLIN		20-21	<	HPS_CLOCKS:CLKOUT	TODO

2.3.9 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documentation
ENABLE_REGIS	T ER 9MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER9POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-19	Ram	0-f	b	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-19		RCLK	TODO
ENABLE	0-19		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		18-24	<	FPLL:CLKOUT	TODO
PLLIN		0-8	<	HPS_CLOCKS:CLKOUT	TODO

2.3.10 CMUXP

The CMUXP drive two PCLK each.

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0	DCMUX	TODO
CLKOUT		0-1	PCLK	TODO

2.3.11 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Port Name	Instance	Port bits	Route node type	Documentation
CAPTNUPDT_RU			GOUT	TODO
CLKDRUSER			GIN	TODO
CLK_OUT			GIN	TODO
CLK_OUT1			GIN	TODO
CLOCK_CHIPID			DCMUX	TODO
CLOCK_CRC			DCMUX	TODO
CLOCK_OPREG			DCMUX	TODO
CLOCK_PR			DCMUX	TODO
CLOCK_RU			DCMUX	TODO
CLOCK_SPI			DCMUX	TODO
CONFIG			GOUT	TODO
CORECTL_JTAG			GOUT	TODO
CORECTL_PR			GOUT	TODO
CRCERROR			GIN	TODO
DATA		0-15	GOUT	TODO
DATA0IN			GIN	TODO
DATA0OE			GOUT	TODO
DATA0OUT			GOUT	TODO
DATA1IN			GIN	TODO
DATA10E			GOUT	TODO
DATA1OUT			GOUT	TODO
DATA2IN			GIN	TODO
DATA2OE			GOUT	TODO
DATA2OUT			GOUT	TODO
DATA3IN			GIN	TODO
DATA3OE			GOUT	TODO
DATA3OUT			GOUT	TODO
DFT_IN		0-5	GOUT	TODO
DFT_OUT		0-24	GIN	TODO
DONE			GIN	TODO
END_OF_ED_FULLCHIP			GIN	TODO
EXTERNALREQUEST			GIN	TODO
NCE_OUT			GIN	TODO
NTDOPINENA			GOUT	TODO
OERROR			GIN	TODO

Table 8 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
OSC_ENA			GOUT	TODO
OUTPUT_ENABLE			GOUT	TODO
PRREQUEST			GOUT	TODO
READY			GIN	TODO
REGIN			GOUT	TODO
REG_OUT_CHIPID			GIN	TODO
REG_OUT_CRC			GIN	TODO
REG_OUT_OPREG			GIN	TODO
REG_OUT_RU			GIN	TODO
RSTTIMER			GOUT	TODO
RUNIDLEUSER			GIN	TODO
SCE_IN			GOUT	TODO
SHIFTNLD_CHIPID			GOUT	TODO
SHIFTNLD_CRC			GOUT	TODO
SHIFTNLD_OPREG			GOUT	TODO
SHIFTNLD_RU			GOUT	TODO
SHIFTUSER			GIN	TODO
TCKCORE			DCMUX	TODO
TCKUTAP			GIN	TODO
TDICORE			GOUT	TODO
TDIUTAP			GIN	TODO
TDOCORE			GIN	TODO
TDOUTAP			GOUT	TODO
TMSCORE			GOUT	TODO
TMSUTAP			GIN	TODO
UPDATEUSER			GIN	TODO
USR1USER			GIN	TODO

2.3.12 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA. TODO: everything

Name	Instance	Туре	Values	Default	Documentation
PCS8G_AGGREG	GATE_DSKW_CO	N TMRO IL		write	TODO
			• write		
			• read		
PCS8G_AGGREG	GATE_DSKW_SM	LOMPLERATION	_	xaui_sm	TODO
			• xaui_sm		
			• srio_sm		
PCS8G_AGGREG	GATE_PCS_DW_B	OMDANG		disable	TODO
			• disable		
PCS8G_AGGREG	GATE_POWERDO	WBVodIN	t/f	f	TODO
PCS8G_AGGREG	GATE_REFCLK_D	ICB_680EL_EN	t/f	f	TODO

Table 9 – continued from previous page

Name			from previous pa		Decumentation
Name	Instance	Туре	Values	Default	Documentation
PCS8G_AGGRE	GATE_XAUI_SM	Mux	• xaui_legacy • xaui_sm • disable	xaui_legacy_sm y_sm	TODO
COM_PCS_PLD	IF-2HIP EN	Bool	t/f	f	TODO
	IÐ-HRDRSTCTRI		t/f	f	TODO
	IØ-2HRDRSTCTRI		t/f	f	TODO
	IB-2TESTBUF_SE		ų i	pcs8g	TODO
			• pcs8g • pma_if	11118	
COM_PCS_PLD	_IB1JSRMODE_SI	EIMRST	• usermode • last_frz	usermode	TODO
COM_PCS_PLD	PILD_SIDE_RES_	S INCOX	• pld • b_hip	pld	TODO
COM_PCS_PLD	RILD_SIDE_RES_	S IN Culx	• pld • b_hip	pld	TODO
COM_PCS_PLD	PILD_SIDE_RES_	S PACCibO	• pld • b_hip	pld	TODO
COM_PCS_PLD	RI∍Ø_SIDE_RES_	S BA Culxl	• pld • b_hip	pld	TODO
COM_PCS_PLD	RI∍D_SIDE_RES_	SINGEX	• pld • b_hip	pld	TODO
COM_PCS_PLD	RILD_SIDE_RES_	SINGER	• pld • b_hip	pld	TODO
COM_PCS_PLD	PI⊾D_SIDE_RES_	SING4k	• pld • b_hip	pld	TODO
COM_PCS_PLD	RI∍Ø_SIDE_RES_	S BACLEX	• pld • b_hip	pld	TODO
	ı	I	1		les on nevt nage

Table 9 – continued from previous page

	Values	Default	Documentation
	values		
COM_PCS_PLD_RILD_SIDE_RES_SING6x	1.1	pld	TODO
	• pld		
	• b_hip		
		1.1	TOPO
COM_PCS_PLD_PILD_SIDE_RES_SINCIX	1.1	pld	TODO
	• pld		
	• b_hip		
COM DOG DED MED CIDE DEC CIDEO		1.1	TODO
COM_PCS_PLD_RD_SIDE_RES_SRAG&x	1.1	pld	TODO
	• pld		
	• b_hip		
COM DOG DED MED GIDE DEG GIAGO		1.1	TODO
COM_PCS_PLD_PD_SIDE_RES_SRAGOX	1.1	pld	TODO
	• pld		
	• b_hip		
COM DOG DID CHESE DATE CDC M		1.1	TODO
COM_PCS_PLD_SIP2E_DATA_SRC Mux	1.3	pld	TODO
	• pld		
	• b_hip		
COM DOG DIMA TEGALITIO CONTINUE	. 16	C	TODO
COM_PCS_PMA_IF2AUTO_SPEED_BENSI	t/f	f	TODO
COM_PCS_PMA_IF2BLOCK_SEL Bool	t/f	f	TODO
COM_PCS_PMA_IF2FORCE_FREQIMENT	CC	off	TODO
	• off		
	• force0		
	• force1		
COM DOC DWA TEXCEDOS D 1	4/6	C	TODO
COM_PCS_PMA_IF2G3PCS Bool	t/f	f	TODO
COM_PCS_PMA_IF_2PMA_IF_DFT_BNol	t/f	f	TODO
COM_PCS_PMA_IF_2PMA_IF_DFT_KAIN	0-1	0	TODO
COM_PCS_PMA_IF2PM_GEN1_2_CINITX	. 221	cnt_32k	TODO
	• cnt_32k		
	• cnt_64k		
COM DCC DMA TEADDMCET		1.6.14	TODO
COM_PCS_PMA_IF2PPMSEL Mux	. 1.0 1.	default	TODO
	• default		
	• ppm_100		
	• ppm_125		
	•		
	ppm_62_5		
	• ppm_200		
	• ppm_300		
	• ppm_250		
	• ppm_500		
	1000		
	ppm_1000		
	ppm_other		
COM DCS DMA TEODDM CNIT D OTD and	t/f	f	TODO
COM_PCS_PMA_IF2PPM_CNT_R\$TBool	V1	f	וטטט

Table 9 – continued from previous page

Nama			Values		Desumentation
Name	Instance	Type		Default	Documentation
	_IF2PPM_EARLY		t/f	f	TODO
COM_PCS_PMA	_ I F <u>2</u> PPM_POST_E		200	200	TODO
			• 200		
			• 400		
Daggar Bigg	70.0	7	000 75		TOP 0
PCS8G_BASE_A		Ram	000-7ff		TODO
	T <u>O</u> BIROADCAST_I		t/f	f	TODO
	<u> </u>		000-fff	0	TODO
PCS8G_DIGI_RX	(_ (%-B)10B_DECODI	E R Mux		off	TODO
			• off		
			• sgx		
			• ibm		
PCS8G_DIGI_RX	(_ (&-B 10B_DECODI	ERMOUTPUT_SEL		data_8b10b	TODO
			• _		
			data_8b10b		
			•		
			data_xaui_s	m	
PCS8G_DIGI_RX	C_0ACC_BLOCK_S	E M ux		same	TODO
			• same		
			• other		
	(_0A12/JTO_ERROR_		t/f	f	TODO
	(_OADTO_SPEED_1		40 bits	0	TODO
	CBDS_DEC_CLO		t/f	f	TODO
	C_0B12ST_CLOCK_C		t/f	f	TODO
	C_0B12ST_CLR_FLA	G <u>B</u> 631	t/f	f	TODO
PCS8G_DIGI_RX	C_0B12ST_VER	Mux		disable	TODO
			• disable		
			•		
			incremental		
			• cjpat		
			• crpat		
	C_0B2T_REVERSAI		t/f	f	TODO
PCS8G_DIGI_RX	(_0B2YTEORDER_C	LIB)661K_GATING_I	E N/ f	f	TODO
PCS8G_DIGI_RX	_ (BY TE_DESERIA	IMZER		disable	TODO
			• disable		
			• bds_by_2		
			•		
			bds_by_2_d	let	
PCS8G_DIGI_RX	(_0B2YTE_ORDER	Ram	23 bits	0	TODO
PCS8G_DIGI_RX		Ram	30 bits	0	TODO
	CCFIFO_RST_PL	D <u>B</u> GTRL_EN	t/f	f	TODO
	CC2D_PATTERN	Ram	00-ff	0	TODO
	I .	1			1

Table 9 – continued from previous page

Name	Instance	ible 9 – continued Type	Values	Default Default	Documentation
PCS8G DIGI RX		Mux	values	clk1	TODO
PC36G_DIGI_RA	A_UELKI	Mux	• clk1	CIKI	1000
			• tx_pma		
			• agg		
				hattam	
			agg_top_or	Loonom	
PCS8G DIGI RX	V CON V2	Mux		rcvd_clk	TODO
rcsog_bigi_kz	A_UELKZ	Mux	• rcvd_clk	icva_cik	1000
			_		
			• tx_pma		
			refclk_dig2		
			leicik_dig2		
PCS8G DIGI R		NIBNING EN	t/f	f	TODO
PCS8G_DIGI_RX		Mux		disable	TODO
			disable		
			• xaui		
			• srio_v2p1		
PCS8G_DIGI_RZ	X_0DESKEW_PROC	BAJLONLY_EN	t/f	f	TODO
PCS8G_DIGI_RX	X_0DESKEW_RDC	LB_c6ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	X_0D2W_DESKEW_	W R 66LK_GATING	EN	f	TODO
PCS8G_DIGI_RX	X_0D2W_PC_WRCL	K_RGATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	X_0D2W_RM_RDCL	K <u>B</u> GATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	X_0D2W_RM_WRCL	KB66ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	X_0D2W_WA_CLOC	K <u>B</u> GAITING_EN	t/f	f	TODO
	X_0E12DLE_CLOCK	_	t/f	f	TODO
	X_0E12DLE_EIOS_EI		t/f	f	TODO
PCS8G_DIGI_RX	X_0E12DLE_ENTRY_	IBI <u>o</u> dIN	t/f	f	TODO
	X_0E12DLE_ENTRY_		t/f	f	TODO
PCS8G_DIGI_RX	X_0ERR_FLAGS_SI	LMux		flags_8b10b	TODO
			•		
			flags_8b10b)	
			• flags_wa		
DC68C DIGI D	Y (IMWALID CODE	DELAIC ONLY D	V + / f	f	TODO
	X_01A2VALID_CODI X_01A2D_EDB_ERR		N U1	edb	TODO
r C30G_DIGI_R2	A_UF#AD_EDD_EKK	ONIUNEFLACE	• edb	eub	1000
			• pad		
			• pau		
			edb_dynam	ic.	
			Cao_aynam		
PCS8G_DIGI_RZ	X_OP-ARALLEL_LO	O BBAI CK_EN	t/f	f	TODO
PCS8G_DIGI_R	X_OPOCFIFO_RST_P	LIB_c6TRL_EN	t/f	f	TODO
PCS8G_DIGI_R2	X_OP-CS_BYPASS_E	NBool	t/f	f	TODO
PCS8G_DIGI_R2	X_0P-CS_URST_EN	Bool	t/f	f	TODO
PCS8G DIGI RZ	X_0P-02_RDCLK_GA	T B v6 <u>1</u> EN	t/f	f	TODO

Table 9 – continued from previous page

Name	Instance		I from previous pa Values	ge Default	Documentation
		Type	values		
PCS8G_DIGI_R2	₹_0₽₽ IASE_COMPE		_	normal_latency	TODO
			normal late	nov.	
			normal_late	nicy	
			nid etrl no	rmal_latency	
			pid_cu1_iio	imai_iatency	
			low_latency	,	
			•		
			pid_ctrl_lov	v latency	
			•	_ ,	
			register_fife	•	
PCS8G_DIGI_RX	(_ 0 2- 1 2- 1 1- 1 2-11-11-11-11-11-11-11-11-11-11-11-11-11	Bool	t/f	f	TODO
	C_PPZANE_BONDI		t/f	f	TODO
	C_PPZANE_BONDI	N B oMASTER	t/f	f	TODO
PCS8G_DIGI_RX	C_OP-DMA_DW	Num		8	TODO
			• 8		
			• 10		
			• 16		
			• 20		
Dagge Dial Di	A DIEN IN	CIDAL EN		C	TODO
	COPOLARITY_INV		t/f	f	TODO
	C_OPODLINV_8B10B C_OPRBS_CLOCK_		t/f t/f	f	TODO TODO
	COPRBS_CLCCK_		t/f	f	TODO
PCS8G_DIGI_RX		Mux	V1	disable	TODO
rcsou_Didi_k/	Z_W-KDS_VEK	IVIUX	disable	disable	1000
			• disable		
			prbs_7_dw_	8 10	
			•		
			prbs_23_dv	hf sw	
			•		
			prbs_7_sw_	hf_dw_lf_sw	
			•		
			prbs_lf_dw	_mf_sw	
			• .		
			prbs_23_sw	_mf_dw	
			• prbs_15		
			• prbs_31		
DCCOC DICI DI	DATHED MARC	I Dom	60 hit-	0	TODO
PCS8G_DIGI_RX	CRATHER_MATO		68 bits		TODO TODO
r C30G_DIGI_K/	LUKK V D_CLK	Mux	• rcvd_clk	rcvd_clk	1000
			• tx_pma		
			LX_PIIIa		
PCS8G_DIGI_RX	(RED) CLK	Mux		rx_clk	TODO
1 0000_D101_IO		1.10/1	• rx_clk		1020
			• pld		
			1		
PCS8G_DIGI_RX	COREFCLK_SEL_F	NBool	t/f	f	TODO
<u>_</u>		l	L		log on poyt page

Table 9 – continued from previous page

Table 9 – Continue			D
Name Instance Type	Values	Default	Documentation
PCS8G_DIGI_RX_QRE_BO_ON_WA_BNol	t/f	f	TODO
PCS8G_DIGI_RX_IRDINLENGTH_CHEGGK	00-7f	0	TODO
PCS8G_DIGI_RX_0SW_DESKEW_WR6&IK_GATING	G_EMF	f	TODO
PCS8G_DIGI_RX_(\$\forall V)_PC_WRCLK_K\forall B\delta\deltaTING_EN	t/f	f	TODO
PCS8G_DIGI_RX_0SW_RM_RDCLK_R00ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX_0S-W_RM_WRCLKB66ATTING_EN	t/f	f	TODO
PCS8G_DIGI_RX_05YMBOL_SWAP_B6061	t/f	f	TODO
PCS8G_DIGI_RX_0FEST_BUS_SEL Mux	• prbs_bist	prbs_bist	TODO
	• tx		
	• "		
	tx_ctrl_pla	ine	
	• wa		
	• deskew		
	• rm		
	• rx_ctrl		
	• pcie_ctrl		
	pere_curi		
	rx_ctrl_pla	una.	
	_	iiie	
	• agg		
PCS8G_DIGI_RX_0/\(\text{\ALID_MASK_EN}\)ool	t/f	f	TODO
PCS8G_DIGI_RX_0W2A_BOUNDARY_MIQCK	U1	auto_align_pld_o	
PCS8G_DIGI_RA_0A2A_BOUNDARI MIDICK		auto_angn_pid_c	curitodo
		-1-1 -4-1	
	auto_align	_pia_ctri	
	• sync_sm		
	1.4	41. 1.4	
	determinis	tic_latency	
	• bit_slip		
DCCCC DICI DY AVA CLY CLID CDA CINC	000 255		TODO
PCS8G_DIGI_RX_0W2A_CLK_SLIP_SRA6fiNG	000-3ff	0	TODO
PCS8G_DIGI_RX_0W2A_CLOCK_GATBNG_EN	t/f	f	TODO
PCS8G_DIGI_RX_0W2A_DET_LATE_NXMix_SYNC_STA		delayed	TODO
	• delayed		
	•		
	immediate		
	10		TO DO
PCS8G_DIGI_RX_0W2A_DISP_ERR_FB.AGG_EN	t/f	f	TODO
PCS8G_DIGI_RX_0W2A_KCHAR_EN Bool	t/f	f	TODO
PCS8G_DIGI_RX_0W2A_PD Ram	43 bits	0	TODO
PCS8G_DIGI_RX_0W2A_PLD_CONT_RIVILLED		level_sensitive	TODO
	•		
	level_sens	itive	
	•		
	pid_ctrl_sv	N .	
	•		
	rising_edg	e_sensitive	
PCS8G_DIGI_RX_0A2A_SYNC_SM_CREATL	38 bits	0	TODO
· · · · · · · · · · · · · · · · · · ·		aantin	ues on next page

Table 9 – continued from previous page

NI		Die 9 – continued		-	D
Name	Instance	Туре	Values	Default	Documentation
PCS8G_DIGI_R2	X_0W2R_CLK	Mux		rx_clk2	TODO
			• rx_clk2		
			•		
			txfifo_rd_cl	k	
PCS8G_DIGI_TX	₹_®£ 10B_DISP_CT	R M ux		off	TODO
			• off		
			• on_ib		
			• on		
PCS8G_DIGI_TX	(_ % - B 10B_ENCODI	E R Mux		off	TODO
			 off 		
			• ibm		
			• sgx		
PCS8G_DIGI_TX	(_ % -1210B_ENCODE	ERMINPUT		xaui_sm	TODO
			• xaui_sm		
			•		
			normal_data	a_path	
			•	-	
			gige_idle_c	onversion	
PCS8G DIGI TX	(OACC BLOCK S	EMux		same	TODO
			• same		
			• other		
			0 11101		
PCS8G DIGI TX	(_0B2ST_CLOCK_C	ARTAGOIEN	t/f	f	TODO
PCS8G_DIGI_TX		Mux	41	disable	TODO
1 0000_D101_17	L_WB1_GEN	With	• disable	disable	ТОВО
			disable		
			incremental		
			• cjpat		
			• crpat		
PCS8G_DIGI_TX	ARTYTSI ID ENI	Bool	t/f	f	TODO
	C_0B2Γ_REVERSAL		t/f	f	TODO
	(_0BS_CLOCK_GA		t/f	f	TODO
	(_OBYPASS_PIPELI		t/f	f	TODO
	(BY TE SERIALI		t/f	f	TODO
	C_GC_DISPARITY	_	t/f	f	TODO
			000-1ff		
	COPD_PATTERN			0	TODO
	(_DYNAMIC_CLO		t/f	f	TODO
	(_FFFORD_CLOCK		t/f	f	TODO
	(_FIFOWR_CLOC		t/f	f	TODO
	CFORCE_ECHAR		t/f	f	TODO
	(_FORCE_KCHAR		t/f	f	TODO
PCS8G_DIGI_TX	(_@2_FREQUENC	Y <u>M</u> SCEALING		off	TODO
			• off		
			• on		
					ies on next nage

Table 9 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
PCS8G_DIGI_TX		Bool	t/f	f	TODO
PCS8G_DIGI_TX	_ P 2FIFO_URST_	E lB ool	t/f	f	TODO
PCS8G_DIGI_TX	_ OP-C S_BYPASS_E	NBool	t/f	f	TODO
PCS8G_DIGI_TX	C. PPETASE_COMPE	NSIATION_FIFO	normal_late		TODO
			pid_ctrl_no. low_latency pid_ctrl_lov register_fife	v_latency	
PCS8G_DIGI_TX	CPAFIFO_REFCL	K <u>MBix</u> SEL	• refclk • tx_pma	refclk	TODO
PCS8G_DIGI_TX	COPETFIFO_WRITE	_Whik_SEL	• pld • tx_clk	pld	TODO
PCS8G_DIGI_TX	_ @ 2ANE_BONDI	N B oOOMP_EN	t/f	f	TODO
PCS8G_DIGI_TX	(P-2ANE_BONDI	N W <u>L</u> GONSUMPTIO	on individual bundled_ma slave_above slave_below	,	TODO
PCS8G_DIGI_TX	(P2ANE_BONDI	N <mark>o/</mark> L©ONSUMPTIO	o individual bundled_ma slave_above slave_below	,	TODO
PCS8G_DIGI_TX	_ (P -12ANE_BONDI	N B oMASTER	t/f	f	TODO
PCS8G_DIGI_TX		Num	• 8 • 10 • 16 • 20	8	TODO
LC30Q_DIQI_I	LU-WLAKII I_IIVV	LIDUUUN EN	V1		10D0

Table 9 – continued from previous page

PCSSG_DIGI_TX_0PRBS_GEN	Name	Instance	Туре	Values	Default	Documentation
PCS8G_DIGI_TX_9RBS_GEN						
• disable prbs_7_dw_8_10 prbs_23_dw_hf_sw prbs_7_sw_hf_dw_lf_sw prbs_7_sw_hf_dw_lf_sw prbs_7_sw_hf_dw_lf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_16_dw_mf_sw prbs_				U I	_	
prbs_7_dw_8_10	rcsog_Didi_17	L_W-KEDS_GEN	IVIUX	• disable	uisable	1000
prbs_23_dw_hf_sw				• disable		
prbs_23_dw_hf_sw				prhe 7 dw	g 10	
PCS8G_DIGI_TX_CSYMBOL_SWAP_BOOL				pros_/_uw_	_6_10	
PCS8G_DIGI_TX_CSYMBOL_SWAP_BOOL				prhe 23 du	, hf ew	
PCSSG_DIGI_TX_GYMBOL_SWAP_Bool Vf f TODO				pros_23_uw	/_III_5W	
PCSSG_DIGI_TX_GYMBOL_SWAP_Bool Vf f TODO				nrhs 7 sw	hf dw 1f sw	
PCSSG_DIGI_TX_5YMBOL_SWAP_Bool Uf f TODO				• P105_7_5W_	.m_aw_n_sw	
PCSSG_DIGI_TX_5YMBOL_SWAP_Bool Uf				prbs lf dw	mf sw	
PCS8G_DIGI_TX_GYMBOL_SWAP_Bool				•		
PCS8G_DIGI_TX_GYMBOL_SWAP_Bool				prbs 23 sw	mf dw	
PCS8G_DIGI_TX_G*XCLK_FREERUNGEN				•		
PCS8G_DIGI_TX_GYMBOL_SWAP_Bool						
PCS8G_DIGI_TX_GXCLK_REERUNOBN				r		
PCS8G_DIGI_TX_GXCLK_FREERUNOBN	PCS8G DIGI TX	(S-YMBOL SWAF	E 061	t/f	f	TODO
PCS8G_DIGI_TX_GXPCS_URST_ENbool			_			
PCS8G_MDIO_DIS_FORCE_EN Bool Uf f TODO PCS8G_PIPE_INTB_TOP_DESERIAIB@N Uf f TODO PCS8G_PIPE_INTB_TOP_ERROR_RNRIXACE_PAD • edb • pad • edb • pad • edb • pad PCS8G_PIPE_INTB_TOP_IND_ERROR_OREPORTING Uf f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSS_ORST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSS_ORST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_RROR_EMRENGSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SEST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SEST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SEST_TOGGLEUf f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol Uf f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol Uf f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol Uf f f TODO PCS8G_PIPE_INTB_TOP_ELECIDI_RIDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUSS_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUSS_DELAY 0-7 0 TODO PLD_PCS_DEFAUGL_BROADCAST_BNN Uf f f TODO PLD_PCS_DEFAUGL_BROADCAST_BNN Uf f f TODO PLD_PCS_MDIO_DIS_CVP_EN Bool Uf f f TODO PLD_PCS_MDIO_DIS_CVP_EN Bool Uf f f TODO PLD_PCS_POWER_BOLATION_ENBool Uf f f TODO PMA_PCS_DEFAUGL_BROADCAST_BNN Uf f f TODO PMA_PCS_MDIO_DISS_CVP_EN Bool Uf f f TODO	PCS8G_DIGI_TX	 	ENBool	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_ERROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_ERROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_IND_ERROROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_IND_ERROROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_PHYSTATUSS_ORST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_PRRE_EMRINDSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RNCD_SER_SSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETE_CHOMITYPASS_EN Uf f TODO PCS8G_PIPE_INTB_TOP_RXDETE_CHOMITYPASS_EN Uf f TODO PCS8G_PIPE_INTB_TOP_RXDETE_CHOMITYPASS_EN Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNoI Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS9G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS9G_PIPE_INTB_TOP_EECIDL_RNRELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUS_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUS_DELAY 0-7 0 TODO PLD_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PLD_PCS_IF_BASE_ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DB_CVP_EN BOOI Uf f TODO PLD_PCS_MDIO_DB_FORCE_EN BOOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_MDIO_DBS_CVP_EN BOOI Uf f f TODO				t/f	f	TODO
PCS8G_PIPE_INTB_ZOP_ERROR_RNRIXACE_PAD PCS8G_PIPE_INTB_ZOP_IND_ERRORS_OREPORTING	PCS8G_MDIO_D	I 9 -FORCE_EN	Bool	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_IND_ERROBOREPORTING the pad because of the pad bec	PCS8G_PIPE_IN	Г В_2 TOP_DESERIA	AIB_dFcN	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_IND_ERROBOREPORTING t/f f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSSORST_TOGGLEt/f f TODO PCS8G_PIPE_INTB_TOP_RPRE_EMRINGSTTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RVDE_EMRINGSTTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETE_GOMPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RXDETE_GOMPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNoI t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDL_RABELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECIDL_RABELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATRASI_DELAY 0-7 0 TODO PLD_PCS_IEB_ASSE_ADDR Ram 000-7ff TODO PLD_PCS_IEB_ASSE_ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DIS_CVP_EN BoOI t/f f TODO PLD_PCS_MDIO_DIS_FORCE_EN BoOI t/f f TODO PMA_PCS_DEFA_ULT_BROADCAST_BEN t/f f TODO PMA_PCS_DEFA_ULT_BROADCAST_BEN t/f f TODO PMA_PCS_MDIO_DIS_CVP_EN BoOI t/f f TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN BoOI t/f f TODO	PCS8G_PIPE_IN	ГВ <u>-</u> 2ГОР_ERROR_	RIMRIXACE_PAD		edb	TODO
PCS8G_PIPE_INTB_TOP_IND_ERROROREPORTING t/f f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSO_RST_TOGGLEt/f f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSO_RST_TOGGLEt/f f TODO PCS8G_PIPE_INTB_TOP_RPRE_EMRHINSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SOLTTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETECTROMYPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNoI t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_POWER_ISQLATION_EN BOOI t/f f TODO PCS9G_PIPE_INTB_TOP_ELECID_IR_SOLLAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECID_IR_SOLLAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUS_DELAY 0-7 0 TODO PLD_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PLD_PCS_LIF_BASIS_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN BOOI t/f f TODO PLD_PCS_POWER_SOLATION_ENBOOI t/f f TODO PMA_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PMA_PCS_MDIO_DES_CVP_EN BOOI t/f f TODO PMA_PCS_MDIO_DES_CVP_EN BOOI t/f f TODO PMA_PCS_MDIO_DES_CVP_EN BOOI t/f f TODO				• edb		
PCSSG_PIPE_INITB_TOP_PHYSTATESSORST_TOGGLEt/f f TODO PCSSG_PIPE_INITB_TOP_RPRE_EMREDSSETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RVOD_SERSSETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASYETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASYEN t/f f TODO PCSSG_PIPE_INITB_TOP_RX_PIPE_BNol t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBBN t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBBN t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_PIPE_INITB_TOP_ELECID_IR_BDELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PLD_PCS_DEFAU02_BROADCAST_BENI t/f f TODO PLD_PCS_IF_BASSE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_BOLATION_ENBOOL t/f f TODO PMA_PCS_DEFAU12T_BROADCAST_BENI t/f f TODO PMA_PCS_IF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO				• pad		
PCSSG_PIPE_INITB_TOP_PHYSTATESSORST_TOGGLEt/f f TODO PCSSG_PIPE_INITB_TOP_RPRE_EMREDS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RVOD_SERSSETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASE_EN t/f f TODO PCSSG_PIPE_INITB_TOP_RX_PIPE_BNol t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBBN t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBNOL t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_PIPE_INITB_TOP_ELECIDL_REDELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PLD_PCS_DEFAU02_BROADCAST_BNNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_BOLATION_ENBOOL t/f f TODO PMA_PCS_DEFAU12T_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO						
PCS8G_PIPE_INTB_ZIOP_RPRE_EMREMSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_ZIOP_RVOD_SERASETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_ZIOP_RXDETE_CB_0MYPASS_EN t/f f TODO PCS8G_PIPE_INTB_ZIOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB_ZIOP_TXSWINGB6N t/f f TODO PCS8G_PIPE_INTB_ZIOP_TXSWINGB6N t/f f TODO PCS8G_PIPE_INTB_ZIOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_IBQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_ZIOP_ELECIDI_RADELAY 0-7 0 TODO PCS9G_PIPE_INTB_ZIOP_PHY_STATRAN_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_ZIOP_PHY_STATRAN_DELAY 0-7 0 TODO PLD_PCS_DEFAU0\(\mathcal{L}\)_BROADCAST_BENI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAU1\(\mathcal{L}\)_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO	PCS8G_PIPE_IN	Г В-2 TOP_IND_ERI	ROPRO_REPORTING	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_RVOD_SERAMETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETECBOMYPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_INCLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDI_REDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECIDI_REDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATRAS_DELAY 0-7 0 TODO PLD_PCS_DEFAUGE_BROADCAST_BENI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAUGE_BROADCAST_BEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO				Et/f	f	TODO
PCS8G_PIPE_INTB-ZOP_RXDETE_CB_0MYPASS_EN t/f f TODO PCS8G_PIPE_INTB-ZOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB-ZOP_TXSWINGB6N t/f f TODO PCS8G_PIPE_INTB-ZOP_TXSWINGB6N t/f f TODO PCS8G_PIPE_INTB-ZOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_INGLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB-ZOP_ELECIDL_RANELAY 0-7 0 TODO PCS9G_PIPE_INTB-ZOP_ELECIDL_RANELAY 0-7 0 TODO PCS9G_PIPE_INTB-ZOP_PHY_STATRAN_DELAY 0-7 0 TODO PLD_PCS_DEFAU0:2_BROADCAST_BNN t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBOOl t/f f TODO PMA_PCS_DEFAU0:2_BROADCASTB6N t/f f TODO PMA_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO				30 bits	0	TODO
PCS8G_PIPE_INTB_TOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_INCOLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDI_R_BDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STAR_BN_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STAR_BNID_DELAY 0-7 0 TODO PLD_PCS_DEFA_UO_D_BROADCAST_BENI t/f f TODO PLD_PCS_IF_BA_SE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFA_UL_T_BROADCAST_BEN t/f f TODO PMA_PCS_IF_BA_SE_2ADDR Ram 000-7ff TODO PMA_PCS_IF_BA_SE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO			_		0	TODO
PCS8G_PIPE_INTB_2TOP_TXSWINGBEN PCS8G_PIPE_INTB_2TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_ISQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_2TOP_ELECIDI_R_INELAY 0-7 0 TODO PCS9G_PIPE_INTB_2TOP_ELECIDI_R_INELAY 0-7 0 TODO PCS9G_PIPE_INTB_2TOP_PHY_STATR_ISS_DELAY 0-7 0 TODO PLD_PCS_DEFAU02_BROADCAST_BNI t/f f TODO PLD_PCS_DEFAU02_BROADCAST_BNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAU12_BROADCASTBEN t/f f TODO PMA_PCS_DEFAU12_BROADCASTBEN t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO						
PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_ISQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDI_R_AMELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATRAS_DELAY 0-7 0 TODO PLD_PCS_DEFAUG2_BROADCAST_BONI t/f f TODO PLD_PCS_IF_BASG_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAUGT_BROADCASTBON t/f f TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO						
PCS8G_POWER_IBQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB-2TOP_ELECIDL_R_DELAY 0-7 0 TODO PCS9G_PIPE_INTB-2TOP_PHY_STATR_SN_DELAY 0-7 0 TODO PLD_PCS_DEFAU0-2_BROADCAST_ENNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ENOLATION_ENBool t/f f TODO PLD_PCS_POWER_ENOLATION_ENBool t/f f TODO PMA_PCS_DEFAU0-2_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO			_			
PCS9G_PIPE_INTB_2TOP_ELECIDL_REDELAY 0-7 0 TODO PCS9G_PIPE_INTB_2TOP_PHY_STATES_DELAY 0-7 0 TODO PLD_PCS_DEFAU0.2_BROADCAST_EDNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_PSOLATION_ENBool t/f f TODO PMA_PCS_DEFAU0.2_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO			_BNol			
PCS9G_PIPE_INTB_TOP_PHY_STATE in DELAY 0-7 0 TODO PLD_PCS_DEFAU0_2_BROADCAST_Ein						
PLD_PCS_DEFAU©_BROADCAST_BONI t/f f TODO PLD_PCS_IF_BAS©_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_BOLATION_ENBOOL t/f f TODO PMA_PCS_DEFAU©_T_BROADCASTBEN t/f f TODO PMA_PCS_IF_BAS©_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO						
PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO						
PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO			Γ <u>Β</u> Είδ		f	
PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWERD_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAULET_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO			Ram			
PLD_PCS_POWER_ISOLATION_ENBool t/f f TODO PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO					f	
PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASNE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO						
PMA_PCS_IF_BASE2ADDR Ram 000-7ff TODO PMA_PCS_MDIO_D2IS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_D2IS_FORCE_EN Bool t/f f TODO						
PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO			TBEN		f	
PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO		_	Ram			
PMA_PCS_POWERISOLATION_ENBool t/f f TODO						
continues on pout page	PMA_PCS_POW	ER-2ISOLATION_E	ENBool	t/f		

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RX_PCS_PLD_II	P_@S_SIDE_BLO	C M u&EL	• default • pcs8g	default	TODO
RX_PCS_PLD_S	IDDE2_DATA_SRC	Mux	• pld • b_hip	pld	TODO
RX_PCS_PMA_I	F0-2	Mux	• default • pcs8g	default	TODO
RX_PCS_PMA_I	F <u>o</u> czlkslip_sel	Mux	• pld • slip_pcs8g	pld	TODO
TX_PCS_PLD_S	DE2DATA_SRC	Mux	• pld • b_hip	pld	TODO
TX_PCS_PMA_I	F_0B2LOCK_SEL	Mux	• default • pcs8g	default	TODO

2.3.13 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
BIST_MEMORY	_SETTINGS_DATA	A Ram	75 bits	0	TODO
BRIDGE_66MHZ	CCAP	Bool	t/f	f	TODO
BR_RCB		Mux		ro	TODO
			• ro		
			• rw		
BYPASS_CDC		Bool	t/f	f	TODO
BYPASS_CLK_S	WITCH	Bool	t/f	f	TODO
BYPASS_TL		Bool	t/f	f	TODO
CDC_CLK_REL	ATION	Mux		plesiochronous	TODO
			•		
			plesiochron	ous	
			•		
			mesochrono	us	
CDC_DUMMY_I	NSERT_LIMIT_D	ATAm	0-f	0	TODO

Table 10 – continued from previous page

		ied from previous p		I Daniel de la
Name Instance	Туре	Values	Default	Documentation
CORE_CLK_DISABLE_CLK_SW	IT CMHux		core_clk_out	TODO
		•		
		core_clk_c	out	
		• pld_clk		
	1			
CORE_CLK_DIVIDER	Num		4	TODO
		• 1-2		
		• 4		
		• 8		
		• 10		
CORE_CLK_OUT_SEL	Mux		div_1	TODO
CORE_CER_OUI_SEE	WIUX	• div_1	uiv_i	1000
		• div_1		
		- uiv_2		
CORE_CLK_SEL	Mux		core_clk_out	TODO
	1.20.2	•		
		core_clk_c	out	
		• pld_clk		
CORE_CLK_SOURCE	Mux		pll_fixed_clk	TODO
		•		
		pll_fixed_o	elk	
		•		
		core_clk_i	n	
		pclk_in		
		12		
CVP_CLK_RESET	Bool	t/f	f	TODO
CVP_DATA_COMPRESSED	Bool	t/f	f	TODO
CVP_DATA_ENCRYPTED	Bool	t/f	f	TODO
CVP_ISOLATION	Bool	t/f	f	TODO
CVP_MODE_RESET	Bool	t/f	f	TODO
CVP_RATE_SEL	Mux	£_11	full_rate	TODO
		• full_rate		
		• half_rate		
DEVICE_NUMBER_DATA	Ram	00-1f	0	TODO
DEVSELTIM	Mux	00-11	fast_devsel_deco	
DE (SELITIVI	IVIUA	•	Tast_ucvsci_uccu	GIIII GOOD
		fast devse	l_decoding	
		•	T	
		medium d	evsel_decoding	
		•	- &	
		slow_devs	el_decoding	
DISABLE_AUTO_CRS	Bool	t/f	f	TODO
DISABLE_CLK_SWITCH	Bool	t/f	f	TODO
DISABLE_LINK_X2_SUPPORT	Bool	t/f	f	TODO
DISABLE_TAG_CHECK	Bool	t/f	f	TODO
EI_DELAY_POWERDOWN_COU	NT <u>R</u> DATA	00-ff	0	TODO

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
ENABLE_ADAP	TER_HALF_RATE		t/f	f	TODO
ENABLE_CH01_	PCLK_OUT	Mux	• pclk_ch0 • pclk_ch1	pclk_ch0	TODO
ENABLE_CH0_F	CLK_OUT	Mux	• pclk_centra • pclk_ch01	pclk_central	TODO
ENABLE_RX_B	UFFER_CHECKIN	GBool	t/f	f	TODO
ENABLE_RX_R	EORDERING	Bool	t/f	f	TODO
FASTB2BCAP		Bool	t/f	f	TODO
FC_INIT_TIMER	_DATA	Ram	000-7ff	0	TODO
	L_TIMEOUT_CO	U N amDATA	00-ff	0	TODO
	L_UPDATE_COU		00-1f	0	TODO
GEN12_LANE_F		Mux	• gen1 • gen1_gen2	gen1	TODO
HARD_RESET_I	SYPASS	Bool	t/f	f	TODO
IEI_ENABLE_SE	TTINGS	Mux	gen2_infei_ gen2_infei_	gen1_infei gen1_infei_sd infsd_gen1_infei_sd infsd_gen1_infei_in	nfsd
JTAG_ID_DATA		Ram	128 bits	0	TODO
L01_ENTRY_LA	ΓENCY_DATA	Ram	00-1f	0	TODO
LANE_MASK		Mux	• x8 • x1 • x2 • x4	x8	TODO
LATTIM_RO_DA	TA	Ram	00-7f	0	TODO
MDIO_CB_OPB	T_ENABLE	Bool	t/f	f	TODO
MEMWRINV		Mux	• ro • rw	ro	TODO
					anen tyan no sai

Table 10 – continued from previous page

Name Instance	Type	Values	Default	Documentation
MILLISECOND_CYCLE_COUNT_		20 bits	0	TODO
MULTI_FUNCTION	Num		1	TODO
		• 1-8		
NATIONAL_INST_THRU_ENHAN	CB ool	t/f	f	TODO
PCIE_MODE	Mux	_	ep_native	TODO
		• ep_native		
		ep_legacy		
		• rp		
		sw_upsw_dn		
		• bridge		
		• Offage		
		switch_mod	le	
		•	-	
		shared_mod	le	
		_		
PCIE_SPEC_1P0_COMPLIANCE	Mux		spec_1p0a	TODO
		•		
		spec_1p0a		
		• spec_1p1		
PCLK_OUT_SEL	Mux		core_clk_en	TODO
		•		
		core_clk_er • pclk_out	1	
		· pcik_out		
PIPEX1 DEBUG SEL	Bool	t/f	f	TODO
PLNIOTRI_GATE	Bool	t/f	f	TODO
PORT_LINK_NUMBER_DATA	Ram	00-ff	0	TODO
REGISTER_PIPE_SIGNALS	Bool	t/f	f	TODO
RETRY_BUFFER_LAST_ACTIVE		00-ff	0	TODO
RETRY_BUFFER_MEMORY_SET		0000-ffff	0	TODO
RSTCTRL_1MS_COUNT_FREF_C		20 bits	0	TODO
RSTCTRL_1US_COUNT_FREF_C	_	20 bits	0	TODO
RSTCTRL_ALTPE2_CRST_N_INV		t/f	f	TODO
RSTCTRL_ALTPE2_RST_N_INV	Bool	t/f	f	TODO
RSTCTRL_ALTPE2_SRST_N_INV		t/f	f	TODO
RSTCTRL_DEBUG_EN	Bool	t/f	f	TODO
RSTCTRL_FORCE_INACTIVE_RS	TBool	t/f	f	TODO

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RSTCTRL_FREF		Mux		disabled	TODO
_			 disabled 		
			• ch0_sel		
			• ch1_sel		
			• ch2_sel		
			• ch3_sel		
			• ch4_sel		
			• ch5_sel		
			• ch6_sel		
			• ch7_sel		
			• ch8_sel		
			• ch9_sel		
			• ch10_sel		
			• ch11_sel		
			_		
RSTCTRL_HAR	D_BLOCK_ENABI	L B Mux		hard_rst_ctl	TODO
			•		
			hard_rst_ctl		
			•		
			pld_rst_ctl		
RSTCTRL_HIP_	EP	Mux		hip_not_ep	TODO
			•		
			hip_not_ep		
			• hip_ep		
RSTCTRL_LTSS	M DICADI E	Bool	t/f	f	TODO
	M_DISABLE K_TX_PLL_LOCK		V1	disabled	TODO
KSICIKL_MAS	K_IA_FLL_LOCK	_britiseC 1	 disabled 	uisableu	ТОВО
			• ch1_sel		
			• ch4_sel		
			• 6114_861		
			ch4_10_sel		
			C114_10_8C1		
RSTCTRL OFF	CAL_DONE_SELI	E O VTux		disabled	TODO
	2 01,2_522.	_ -	 disabled 		
			• ch0_out		
			• ch01_out		
			•		
			ch0123_out		
			•		
			ch0123_567	78_out	

Table 10 – continued from previous page

Name Inst	tance	Type	Values	Default	Documentation
RSTCTRL_OFF_CAL			values	disabled	TODO
KSTCTKL_OFF_CAL	_EN_SELECT	IVIUX	 disabled ch0_out ch01_out ch0123_out ch0123_566 		ТОБО
RSTCTRL_PERSTN_S	SELECT	Mux	• perstn_pin • perstn_pld	perstn_pin	TODO
RSTCTRL_PERST_EN	NABLE	Mux	• level • neg_edge	level	TODO
RSTCTRL_PLD_CLR		Bool	t/f	f	TODO
RSTCTRL_RX_PCS_I		Bool	t/f	f	TODO
RSTCTRL_RX_PCS_I			 disabled ch0_out ch01_out ch0123_out ch0123456 ch0123456 	78_out 78_10_out	TODO
RSTCTRL_RX_PLL_I	FREQ_LOCK_	SMLECT	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_566 • ch0123_phs • ch01_phs_se	78_phs_sel 3_sel el	TODO

Table 10 – continued from previous page

Name Instance Type Values Default Documer RSTCTRL_RX_PLL_LOCK_SELEC**IMux	Italion
e disabled ch0_sel ch01_sel ch0123_sel ch0123_5678_sel RSTCTRL_RX_PMA_RSTB_CMU_SIMILECT e disabled ch1cmu_sel ch4cmu_sel	
• disabled • ch1cmu_sel • ch4cmu_sel	
ch4_10cmu_sel	
RSTCTRL_RX_PMA_RSTB_INV Bool t/f f TODO	
RSTCTRL_RX_PMA_RSTB_SELECMux	
RSTCTRL_TIMER_A_TYPE Mux • disabled • milli_secs • micro_secs • fref_cycles	
RSTCTRL_TIMER_A_VALUE Ram 00-ff 0 TODO RSTCTRL_TIMER_B_TYPE Mux • disabled • milli_secs • micro_secs • fref_cycles	
RSTCTRL_TIMER_B_VALUE Ram 00-ff 0 TODO	

Table 10 – continued from previous page

Name Instance	Type	Values	Default	Documentation
RSTCTRL_TIMER_C_TYPE	Mux	• disabled	disabled	TODO
		• milli_secs		
		micro_secs		
		fref_cycles		
RSTCTRL_TIMER_C_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_D_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
DOTOTOL TIMED D WALLE	D	00.00	0	TODO
RSTCTRL_TIMER_D_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_E_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_E_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_F_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_F_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_G_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_G_VALUE	Ram	00-ff	0	TODO

Table 10 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TIMER_H_TYPE	Mux		disabled	TODO
		disabledmilli_secsmicro_secsfref_cycles		
RSTCTRL_TIMER_H_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_I_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_I_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_J_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_J_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TX_CMU_PLL_LOCK_		disabledch1_selch4_selch4_10_sel	disabled	TODO
RSTCTRL_TX_LC_PLL_LOCK_SE	ROMU	disabledch1_selch7_sel	disabled	TODO
RSTCTRL_TX_LC_PLL_RSTB_SE	L IN GIR	disabledch1_outch7_out	disabled	TODO
RSTCTRL_TX_PCS_RST_N_INV	Bool	t/f	f	TODO

Table 10 – continued from previous page

	Table 10 – continue			
Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TX_PCS_RST_N_SE	LE CIM ux		disabled	TODO
		 disabled 		
		• ch0_out		
		• ch01_out		
		•		
		ch0123_ou	t	
		•		
		ch0123456	78_out	
		•		
		ch0123456	78_10_out	
		12		
RSTCTRL_TX_PMA_RSTB_INV		t/f	f	TODO
RSTCTRL_TX_PMA_SYNCP_IN		t/f	f	TODO
RSTCTRL_TX_PMA_SYNCP_SI	ELE (VI ùx	1,	disabled	TODO
		• disabled		
		• ch1_out		
		• ch4_out		
		• ab4 10 au	4	
		ch4_10_ou	U	
RXFREQLK_CNT_DATA	Ram	20 bits	0	TODO
RXFREQLK_CNT_EN	Bool	t/f	f	TODO
RX_CDC_ALMOST_FULL_DAT		0-f	0	TODO
RX_LOS_COUNT_IDL_DATA	Ram	00-ff	0	TODO
		00-11 000-3ff	0	TODO
RX_PTR0_NONPOSTED_DPRA RX_PTR0_NONPOSTED_DPRA		000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_M		000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_M		000-3ff	0	TODO
SINGLE_RX_DETECT_DATA	Ram	0-f	0	TODO
SKP_INSERTION_CONTROL	Bool	t/f	f	TODO
SKP_OS_SCHEDULE_COUNT_		000-7ff	0	TODO
SLOTCLK CFG	Mux	000-711	dynamic_slotelko	
SLOTELK_CTO	IVIUX		dynamic_stotcike	Igiobo
		dynamic_sl	otelkefo	
		•	bunkerg	
		static_slotc	lkcfgoff	
		•		
		static_slotc	lkcfgon	
SLOT_REGISTER_EN	Bool	t/f	f	TODO
TESTMODE_CONTROL	Bool	t/f	f	TODO
TX_CDC_ALMOST_FULL_DAT	A Ram	0-f	0	TODO
TX_L0S_ADJUST	Bool	t/f	f	TODO
TX_SWING_DATA	Ram	00-ff	0	TODO
USER_ID_DATA	Ram	0000-ffff	0	TODO
USE_CRC_FORWARDING	Bool	t/f	f	TODO
VC0_CLK_ENABLE	Bool	t/f	f	TODO
VC0_RX_BUFFER_MEMORY_S	ETTRAGS_DATA	0000-ffff	0	TODO
VC0_RX_FLOW_CTRL_COMPI	_D ARTa n_DATA	000-fff	0	TODO
VC0_RX_FLOW_CTRL_COMPI		00-ff	0	TODO
		1		ues on nevt nage

Table 10 – continued from previous page

Name Instance	Type	Values	Default	Documentation
VC0_RX_FLOW_CTRL_NONPOS	* * *		0	TODO
VC0_RX_FLOW_CTRL_NONPOS'			0	TODO
VC0_RX_FLOW_CTRL_POSTED_		000-fff	0	TODO
VC0_RX_FLOW_CTRL_POSTED_		00-ff	0	TODO
VC1 CLK ENABLE	Bool	t/f	f	TODO
VC ENABLE	Bool	t/f	f	TODO
VSEC_CAP_DATA	Ram	0-f	0	TODO
VSEC_CAF_DATA VSEC_ID_DATA	Ram	0000-ffff	0	TODO
ASPM OPTIONAIOFTY	Bool	t/f	f	TODO
BARO 64BIT MEM-7SPACE		t/f	f	
	Bool	t/f		TODO
BARO_IO_SPACE 0-7	Bool		f	TODO
BARO_PREFETCHABLE	Bool	t/f	f	TODO
BARO_SIZE_MASK-7DATA	Ram	28 bits	0	TODO
BAR1_64BIT_MEINI-7SPACE	Mux	disabledenabledall_one	disabled	TODO
BAR1_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR1 PREFETCHABLE	Bool	t/f	f	TODO
BAR1_SIZE_MASE-7DATA	Ram	28 bits	0	TODO
BAR2_64BIT_MENI-7SPACE	Bool	t/f	f	TODO
BAR2_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR2 PREFETCHABLE	Bool	t/f	f	TODO
BAR2_SIZE_MAS & -7DATA	Ram	28 bits	0	TODO
BAR3_64BIT_MEM-7SPACE	Mux	20 0103	disabled	TODO
		disabledenabledall_one		
BAR3_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR3_PREFETCHABLE	Bool	t/f	f	TODO
BAR3_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR4_64BIT_MEINF7SPACE	Bool	t/f	f	TODO
BAR4_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR4_PREFETCHABLE	Bool	t/f	f	TODO
BAR4_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR5 64BIT MENI-7SPACE	Mux		disabled	TODO
		disabledenabledall_one	333334	
BAR5_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR5 PREFETCHABLE	Bool	t/f	f	TODO
BAR5_SIZE_MAS & -7DATA	Ram	28 bits	0	TODO
BRIDGE_PORT_SOID_SUPPORT	Bool	t/f	f	TODO
BRIDGE_PORT_V@A_ENABLE	Bool	t/f	f	TODO
CLASS_CODE_DAFA	Ram	24 bits	0	TODO
		_ 1 0100		uos on novt nago

Table 10 – continued from previous page

Nama		ole 10 – continued	· · · · · · · · · · · · · · · · · · ·	•	Decumentation
Name	Instance	Туре	Values	Default	Documentation
COMPLETION_1	104EOUT	Mux	cmpl_acmpl_abcmpl_abc	cmpl_a	TODO
			 cmpl_b cmpl_bc cmpl_bcd disabled		
D0_PME	0-7	Bool	t/f	f	TODO
D1_PME	0-7	Bool	t/f	f	TODO
D1_SUPPORT	0-7	Bool	t/f	f	TODO
D2_PME	0-7	Bool	t/f	f	TODO
D2_SUPPORT	0-7	Bool	t/f	f	TODO
D3_COLD_PME	0-7	Bool	t/f	f	TODO
D3_HOT_PME	0-7	Bool	t/f	f	TODO
DEEMPHASIS_E	NABLE	Bool	t/f	f	TODO
DEVICE_ID_DA	ΓΑ 0 -7	Ram	0000-ffff	0	TODO
DEVICE_SPECIF	I 0 - <u>7</u> INIT	Bool	t/f	f	TODO
DIFFCLOCK_NF	TS-7COUNT_DATA	A Ram	00-ff	0	TODO
DISABLE_SNOO	PO-PACKET	Bool	t/f	f	TODO
DLL_ACTIVE_R	E PO RT_SUPPORT	Bool	t/f	f	TODO
ECRC_CHECK_(CAPABLE	Bool	t/f	f	TODO
ECRC_GEN_CA	PAOBILE	Bool	t/f	f	TODO
EIE_BEFORE_N	F 10\$7_ COUNT_DAT	ARam	0-f	0	TODO
ELECTROMECH		Bool	t/f	f	TODO
ENABLE_COMP	LÆTION_TIMEOU	TB DAISABLE	t/f	f	TODO
	ΓΙΟΊΝ_MSIX_SUPI		t/f	f	TODO
ENABLE LOS A		Bool	t/f	f	TODO
ENABLE_L1_AS	P 04 7	Bool	t/f	f	TODO
ENDPOINT LO	LATENCY_DATA	Ram	0-7	0	TODO
	LATENCY_DATA	Ram	0-7	0	TODO
		E CRES TER_DATA_0	32 bits	0	TODO
EXTEND_TAG_F	FIEAZD	Bool	t/f	f	TODO
FLR_CAPABILIT	Y 0-7	Bool	t/f	f	TODO
_	COK-7NFTS_COUN		00-ff	0	TODO
GEN2_SAMECL	OC-IX_NFTS_COU	N'R <u>a</u> DDATA	00-ff	0	TODO
HOT_PLUG_SUF	PROTRT_DATA	Ram	00-7f	0	TODO
INDICATOR_DA	ГА-7	Ram	0-7	0	TODO
INTEL_ID_ACCI	ESS 7	Bool	t/f	f	TODO
INTERRUPT_PIN		Mux	disabledintaintbintcintd	disabled	TODO
				continu	

Table 10 – continued from previous page

Name	Instance	Die 10 – continue	Values	Default	Documentation
IO_WINDOW_A		Mux	values	disabled	TODO
IO_WINDOW_A	DWK_WIDIT	Mux	• disabled • window_16 • window_32	_bit	ТОВО
L0_EXIT_LATEN	OY_DIFFCLOCK	_IRA#iA	0-7	0	TODO
L0_EXIT_LATEN	OY7_SAMECLOC	K <u>R</u> DATA	0-7	0	TODO
L1_EXIT_LATEN	OY_DIFFCLOCK	_IRA7FA	0-7	0	TODO
L1_EXIT_LATEN	OY7_SAMECLOC	K <u>R</u> DATA	0-7	0	TODO
L2_ASYNC_LOG	GI C -7	Bool	t/f	f	TODO
LOW_PRIORITY	_0\-C	Bool	t/f	f	TODO
MAXIMUM_CU		Ram	0-7	0	TODO
MAX_LINK_WI	D'OFT	Mux	 disabled x4 x2 x1 x8 	disabled	TODO
MAX_PAYLOAD	_GHZE	Num	• 128 • 256 • 512	128	TODO
MSIX_PBA_BIR	IDATA	Ram	0-7	0	TODO
MSIX_PBA_OFF	SE-17_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_B	I R)_1 DATA	Ram	0-7	0	TODO
MSIX_TABLE_C	F FS ET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_S		Ram	000-7ff	0	TODO
	PRESSING_CAPAI		t/f	f	TODO
MSI_MASKING_	Г	Bool	t/f	f	TODO
MSI_MULTI_ME	SSAGE_CAPABLI	E Num	• 1-2 • 4 • 8 • 16 • 32	1	TODO
MSI_SUPPORT		Bool	t/f	f	TODO
NO_COMMAND	_	Bool	t/f	f	TODO
NO_SOFT_RESE		Bool	t/f	f	TODO
PCIE_SPEC_VEI	R SIO N	Num	• 0-2	0	TODO

Table 10 – continued from previous page

Name	Instance	ле то – сопшнаес Туре	Values	Default	Documentation
PORTTYPE_FUN	VO-7	Mux		ep_native	TODO
			ep_native	-	
			 ep_legacy 		
			• rp		
			• sw_up		
			• sw_dn		
			 bridge 		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
DDEEETCHARI	E_0M/EM_WINDOW	MADD WIDTH		0	TODO
PREFEICHABL	E_UNEM_WINDOW	/_XMUMDK_WIDIH	• 0	U	1000
			• 32		
			• 64		
			04		
REVISION_ID_I)AOF/A	Ram	00-ff	0	TODO
ROLE_BASED_I	RRØR_REPORTIN	M Bool	t/f	f	TODO
RX_EI_L0S	0-7	Bool	t/f	f	TODO
	FT-3_COUNT_DA	ГÆRam	00-ff	0	TODO
SLOT_NUMBER		Ram	0000-1fff	0	TODO
SLOT_POWER_I	_	Ram	00-ff	0	TODO
SLOT_POWER_S		Ram	0-3	0	TODO
SSID_DATA	0-7	Ram	0000-ffff	0	TODO
SSVID_DATA	0-7	Ram	0000-ffff	0	TODO
	E VHC E_ID_DATA_		0000-ffff	0	TODO
	ENDOR_ID_DATA		0000-ffff	0	TODO
	VN)_ERROR_SUPP		t/f	f	TODO
USE_AER	0-7	Bool	t/f	f	TODO
VC_ARBITRATI		Bool	t/f	f	TODO
VENDOR_ID_DA		Ram	0000-ffff	0	TODO
	SE5ADDR_USER		000-3ff	0	TODO
CVP_MDIO_DIS		Bool	t/f	f	TODO
DFT_BROADCA		Bool	t/f	f	TODO
	DISS-5CSR_CTRL_1	Bool	t/f	f	TODO
POWER_ISOLA	TIONS_EN_1_DATA	Bool	t/f	f	TODO

2.3.14 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT	Num	. 2	3	TODO
		• 3		
		• 24 • 40		
		• 48		
		• 72		
		• 80		
		• 96		
		300		
ALOAD_INVERT_E	NBool	t/f	f	TODO
ARMSTRONG_EN	Bool	t/f	f	TODO
DELAY_CHAIN_GL		t/f	f	TODO
DELAY_CONTROL	Mux		static	TODO
		• bit7		
		• static		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux	• VSS	VSS	TODO
		• sd_pll0		
		• sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
		то_рпт		
DLL_RD_PD	Ram	0-7	0	TODO
JITTER_COUNTER_	E B bol	t/f	t	TODO
JITTER_REDUCE_E	NBool	t/f	t	TODO
RB_CO	Ram	0-3	3	TODO
STATIC_DLL_SETT	N G im	00-7f	0	TODO
UPDNEN_EN	Bool	t/f	t	TODO
UPNDNIN	Mux	• bit4	core	TODO
		• core		
		Core		
UPNDNIN_EN	Bool	t/f	t	TODO
UPNDNIN_INVERT	_HB•ol	t/f	t	TODO
UPNDNIN_INV_EN	Bool	t/f	t	TODO
UPWNDCORE	Mux	• upndn	upndn	TODO
		• upnan • updnen		
		• updnen		
		• up_nun • refclk		
		ICICIK		
USE_ALOAD	Bool	t/f	t	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ASYNC_LOAD			GOUT	TODO
CTRL_OUT		0-6	GIN	TODO
LOCKED			GIN	TODO
UPNDN_IN			GOUT	TODO
UPNDN_IN_CLK_ENA			GOUT	TODO
UPNDN_OUT			GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKIN			<	FPLL:CLKDOUT	TODO

2.3.15 **SERPAR**

Unclear yet.

TODO: everything

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	disabledblock_0block_1block_2block_3	disabled	TODO

2.3.16 LVL

The Leveling Delay Chain does something linked to the DQS16.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELAY	Y	Ram	0-3	0	TODO
FBOUT0_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY	Y	Ram	0-3	0	TODO
FBOUT1_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
PHYCLK_GATIN	IG_DIS	Bool	t/f	f	TODO
PHYCLK_SEL		Ram	0-3	0	TODO
PHYCLK_SEL_I	NV_EN	Bool	t/f	f	TODO
CLK_DELAY		Ram	0-3	0	TODO
CLK_DELAY_PV	WR- <u>3</u> SVG_EN	Bool	t/f	f	TODO
CLK_GATING_D	10- 3	Bool	t/f	f	TODO
CORE_INV_EN	0-3	Bool	t/f	f	TODO
DELAY_CLK_SE	EIO-3	Mux	• core • pll	core	TODO
PLL_SEL	0-3	Num	• 1-3	1	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.17 TERM

The TERM blocks control the On-Chip Termination circuitry

TODO: everything

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux		disabled	TODO
		• disabled		
		• rs_12_15v		
		• rs_18_30v		
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	t	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux		disabled	TODO
_		• disabled		
		• rsadjust_10		
		• rsadjust_6p5		
		• rsadjust_3		
		• rsadjust_m3		
		rsadjust_m6rsadjust_m9		
		• rsadjust_m12		
		s isaujust_iii12		
RSHIFT_RDOWN_D	 	t/f	f	TODO
RSHIFT_RUP_DIS	Bool	t/f	f	TODO
RSMULT_VAL	Mux		rsmult_1	TODO
		• disabled		
		• rsmult_1		
		• rsmult_2		
		• rsmult_3		
		• rsmult_4		
		rsmult_5rsmult_6		
		• rsmult_7		
		• rsmult_10		
		- Ismuit_10		
RTADJUST_VAL	Mux		disabled	TODO
		• disabled		
		• rtadjust_2p5v		
		rtadjust_1p5_1	18v	
		rtadjust_1p5_1	JO V	
RTMULT_VAL	Mux	1. 11 1	rtmult_1	TODO
		• disabled		
		• rtmult_1		
		• rtmult_2		
		rtmult_3rtmult_4		
		• rtmult_5		
		• rtmult_6		
		Tunian_0		
SCANEN_INV	Bool	t/f	f	TODO
TEST_0_EN	Bool	t/f	f	TODO
TEST_1_EN	Bool	t/f	f	TODO
TEST_4_EN	Bool	t/f	f	TODO
TEST_5_EN	Bool	t/f	f	TODO
USER_OCT_INV	Bool	t/f Ch	f apter 2. CycloneV i	TODO
68VREFH_LEVEL	Mux	• vref_m	wiei_m Cyclonic v i	TODO GOSCIPION
		• vref_l		
		• vref_h		
1	l .	I .		

2.3.18 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
FPLL_DRV_EN		Bool	t/f	t	TODO
FPLL_REFCLK_	SEL_IQ_TX_RX_0	CIMKux		pd	TODO
			•		
			iq_tx_rx_cl	KU	
			iq_tx_rx_cl	k1	
			•		
			iq_tx_rx_cl	k2	
			iq_tx_rx_cl	 k3	
			•		
			iq_tx_rx_cl	k4	
			•		
			iq_tx_rx_cl • pd	K3	
			pu		
FPLL_SEL_IQ_7	X_RX_CLK	Mux		pd	TODO
			•		
			iq_tx_rx_cl	k0	
			iq_tx_rx_cl	 k1	
			•		
			iq_tx_rx_cl	k2	
			• pd		
FPLL_SEL_REF	IOCLK	Mux		pd	TODO
			ffpll_top	r -	
			•		
			ref_iqclk0		
			ref_iqclk1		
			•		
			ref_iqclk2		
			ref_iqclk3		
			• ffpll_bot		
			• pd		
FPLL_SEL_RX_	IQCLK	Mux	• ev icalia	pd	TODO
			rx_iqclk0rx_iqclk1		
			• rx_iqclk2		
			• rx_iqclk3		
			• pd		
				<u></u>	<u> </u>

Table 11 – continued from previous page

Name Instanc	е Туре	Values Default	Documentation
HCLK_TOP_OUT_DRIVE		down_en	TODO
	1,14,1	• tristate	1020
		• up_en	
		• down_en	
SEGMENTED_0_UP_MUX	X_SEL Mux	ch0_txpll	TODO
		•	
		other_segmented	
		• pd_1	
		• ch0_txpll	
X6_DRIVER_EN	Bool	t/f f	TODO
AUTO_NEGOTIATION	Bool	t/f f	TODO
CDR_PLL_ATB 0-2	Ram	0-f 0	TODO
CDR_PLL_BBPD_@2K0_0		delta_0	TODO
CDR_1 LL_BB1 B_&2R0_	OTTOLT NIUX	• delta_0	ТОВО
		•	
		delta_1_left	
		•	
		delta_2_left	
		•	
		delta_3_left	
		•	
		delta_4_left	
		4-14- 5 1-64	
		delta_5_left	
		delta_6_left	
		•	
		delta_7_left	
		•	
		delta_1_right	
		•	
		delta_2_right	
		•	
		delta_3_right	
		• 11.	
		delta_4_right	
		dolto 5 might	
		delta_5_right	
		delta_6_right	
		•	
		delta_7_right	
		[

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBPI	_@E K180_OFFSE	ТМих	1.1.	delta_0	TODO
			• delta_0		
			delta_1_left		
			1.10 2.1.6		
			delta_2_left •		
			delta_3_left		
			delta_4_left		
			delta_5_left		
			• delta_6_left		
			• delta_7_left		
			• delta_1_rigl	nt	
			• delta_2_rigl	nt	
			• delta_3_rigl	nt	
			delta_4_rigl	nt	
			• delta_5_rigl	nt	
			• delta_6_rigl	nt	
			• delta_7_rigl	nt	

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBPI	_ @£ K270_OFFSE	ГМих		delta_0	TODO
			• delta_0		
			delta_1_left		
			•		
			delta_2_left		
			delta_3_left	į	
			delta_4_left		
			delta_5_left		
			delta_6_left		
			delta_7_left		
			delta_1_rigl	nt	
			delta_2_rigl	nt	
			delta_3_rigl	nt	
			delta_4_rigl	nt	
			delta_5_rigl	nt	
			delta_6_rigl	nt	
			delta_7_rigl	nt	

Table 11 – continued from previous page

CDR_PLL_BBPD_6PLK90_OFFSET Mux	Name	Instance	Type	Values	Default	Documentation
delta_0 delta_1_left delta_2_left delta_3_left delta_4_left delta_6_left delta_6_left delta_1_right delta_1_right delta_3_right delta_3_right delta_1_right delta_5_right delta_5_right delta_6_right delta_6_right delta_7_right delta_7_right delta_7_right delta_7_right delta_1_right delt				Values		
delta_2_left delta_3_left delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_2_right delta_3_right delta_3_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right CDR_PLL_CBB_REL Mux normal testmux CDR_PLL_CCB_REN Bool t/f f TODO CDR_PLL_CLOC_REN Bool t/f f TODO CDR_PLL_COUNDER_PD_CLK_DIBsool t/f f TODO CDR_PLL_CPUNDE_CURRENT_TESMux normal disable test_down test_up CDR_PLL_CP_ROBA_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO	CDK_I LL_BBI I	7_@EK90_OFFSET	WIUX	• delta_0	dena_0	TODO
delta_2_left delta_3_left delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_2_right delta_3_right delta_3_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right CDR_PLL_CBB_REL Mux normal testmux CDR_PLL_CCB_REN Bool t/f f TODO CDR_PLL_CLOC_REN Bool t/f f TODO CDR_PLL_COUNDER_PD_CLK_DIBsool t/f f TODO CDR_PLL_CPUNDE_CURRENT_TESMux normal disable test_down test_up CDR_PLL_CP_ROBA_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO				• delta 1 left		
delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_3_right delta_5_right delta_5_right delta_5_right delta_5_right delta_6_right delta_7_right TODO CDR_PLL_CB_GB_GB_EN Bool Uf f f TODO CDR_PLL_COUNDER_PD_CLK_DISBool Uf f TODO CDR_PLL_CPUMB_CURRENT_TESMux ODDO CDR_PLL_COUNDER_DD_CLK_DISBool Uf f TODO CDR_PLL_COUNDER_DD_CLK_DISBool Uf f TODO CDR_PLL_COUNDER_DD_CLK_DISBool Uf f TODO CDR_PLL_CPLAGB_BYPASS_EN Bool Uf f TODO CDR_PLL_DIAG_REV_LOOPBACKBool Uf f TODO				•		
delta_4_left delta_5_left delta_6_left delta_7_left delta_1_right delta_2_right delta_2_right delta_3_right delta_5_right delta_5_right delta_6_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_COGN_EN Bool Vf f f TODO CDR_PLL_COUNDER_PD_CLK_DISBool Vf f TODO CDR_PLL_COUNDER_PD_CLK_DISBool Vf f TODO CDR_PLL_COUNDER_PD_CLK_DISBool Vf f TODO CDR_PLL_COUNDER_TESMux normal disable test_down test_up CDR_PLL_CP_ROBA_BYPASS_EN Bool Vf f f TODO				delta_2_left •		
delta_5_left delta_6_left delta_1_right delta_2_right delta_3_right delta_3_right delta_4_right delta_6_right delta_6_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_1_right delta_6_right delta_6_right delta_7_right delta_7_right delta_7_right delta_1_right delt				delta_3_left		
delta_6_left delta_7_left delta_1_right delta_2_right delta_3_right delta_4_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_CGB_CLE_EN Bool CDR_PLL_CCGE_CEN Bool CDR_PLL_CCOUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_CURRENT_TESMux normal disable lest_down test_up CDR_PLL_CP_RGB_A_BYPASS_EN Bool CDR_PLL_CP_RGB_A_BYPASS_EN Bool CDR_PLL_CDA_GREV_LOOPBACKBool CDR_PLL_DIAG_GREV_LOOPBACKBool CDR_PLL_CDR_DIAG_GREV_LOOPBACKBOOL CDR_PLL_CDR_DIAG_GREV_LOOPBACKBOOL CDR_PLL_CDR_DIAG_GREV_LOOPBACKBOOL CDR_PLL_CDR_DIAG_GREV_LOOPBACKBOOL CDR_DIAG_GREV_LOOPBACKBOOL CDR_DIAG				delta_4_left		
delta_7_left delta_1_right delta_2_right delta_3_right delta_4_right delta_5_right delta_5_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_CGB_GLK_EN Bool CDR_PLL_CCGC_EN Bool DR_PLL_CLOCC_EN Bool DR_PLL_CCOUNTER_PD_CLK_DLSOol DR_PLL_COUNTER_PD_CLK_DLSOol DR_PLL_CPUMB_CURRENT_TESTMUX normal disable test_down test_down test_up CDR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBool ### TODO DR_PLL_DIAG_REV_LOOPBACKBOOL ###				delta_5_left		
delta_1_right delta_2_right delta_2_right delta_3_right delta_4_right delta_5_right delta_6_right delta_7_right TODO CDR_PLL_BBPD_CSEL Mux normal testmux CDR_PLL_CGB_GLK_EN Bool CDR_PLL_COUNDER_PD_CLK_DISBool CDR_PLL_COUNDER_PD_CLK_DISBool CDR_PLL_COUNDER_PD_CLK_DISBool CDR_PLL_CPUNID_EURRENT_TESMux normal normal test_up TODO TODO CDR_PLL_CP_RCM_A_BYPASS_EN Bool CDR_PLL_CP_RCM_A_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO				delta_6_left		
delta_2_right delta_3_right delta_4_right delta_5_right delta_5_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_CGB_CLK_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMP_EURRENT_TESMux normal normal disable test_down test_up CDR_PLL_CP_ROLA_BYPASS_EN Bool t/f f TODO CDR_PLL_CP_ROLA_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO				• delta_7_left		
delta_3_right delta_4_right delta_5_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_CGB_CLEN Bool Vf f f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Vf f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Vf f TODO CDR_PLL_CPUMB_CURRENT_TESMux normal disable test_down test_up CDR_PLL_CP_RCLA_BYPASS_EN Bool Vf f TODO CDR_PLL_DIAG_REV_LOOPBACKBool Vf f TODO				• delta_1_rigl	ht	
CDR_PLL_CGB_CLE_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_RPV_LOOPBACKBool Uf f TODO CDR_PLL_CDIAG_REV_LOOPBACKBool Uf f TODO				• delta_2_rigl	ht	
CDR_PLL_CGB_CLE_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_RPV_LOOPBACKBool Uf f TODO CDR_PLL_CDIAG_REV_LOOPBACKBool Uf f TODO				• delta 3 rigl	ht	
CDR_PLL_BBPD_SEL Mux normal TODO CDR_PLL_CGB_GLEK_EN Bool t/f f TODO CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNDER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMB_EURRENT_TESMux normal • normal • test_down • test_up CDR_PLL_CP_RGD_A_BYPASS_EN Bool t/f f TODO CDR_PLL_CDIAG_REV_LOOPBACKBOOL t/f f TODO				•		
CDR_PLL_BBPD_SEL Mux Inormal				•		
CDR_PLL_BBPD_CSEL Mux Inormal testmux CDR_PLL_CGB_CLEK_EN Bool CDR_PLL_CLOCKO_EN Bool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_CPUNID_CURRENT_TESMux Inormal ino				•		
CDR_PLL_BBPD_SEL Mux • normal • testmux CDR_PLL_CGB_GLK_EN Bool CDR_PLL_CLOCKO_EN Bool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_CPUMP_CURRENT_TESMux • normal • disable • test_down • test_up CDR_PLL_CP_RGO_A_BYPASS_EN Bool CDR_PLL_CP_RGO_A_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool I TODO				delta_6_rigi	ht	
CDR_PLL_CGB_CLK_EN Bool t/f f TODO CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISool t/f f TODO CDR_PLL_CPUMP_CURRENT_TESMux normal • disable • test_down • test_down • test_up CDR_PLL_CP_RGD_A_BYPASS_EN Bool t/f f TODO				delta_7_rig	ht	
CDR_PLL_CGB_CU_K_EN Bool CDR_PLL_CLOCK_EN Bool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_CPUMID_CURRENT_TESMux One of the state of the st	CDR_PLL_BBPI)_ (\$ - 2 L	Mux		normal	TODO
CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMB_CURRENT_TESMux normal • normal • disable • test_down • test_up CDR_PLL_CP_RGO_A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO						
CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMB_CURRENT_TESMux normal • normal • disable • test_down • test_up CDR_PLL_CP_RGO_A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO	CDR_PLL_CGB	COLK_EN	Bool	t/f	f	TODO
CDR_PLL_COUNTER_PD_CLK_DISbool t/f f TODO CDR_PLL_CPUMP_CURRENT_TESMux normal • normal • disable • test_down • test_up CDR_PLL_CP_RGO-2A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				t/f	f	
CDR_PLL_CPUMP_CURRENT_TESMux			I S Bool			TODO
 normal disable test_down test_up CDR_PLL_CP_RG0-2_BYPASS_EN Bool CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO TODO					normal	
test_down test_up CDR_PLL_CP_ROD-2_BYPASS_EN Bool CDR_PLL_DIAG_R-EV_LOOPBACKBool t/f f TODO				• normal		
CDR_PLL_CP_RC0-2A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				 disable 		
CDR_PLL_CP_RC0-2A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				•		
CDR_PLL_CP_RG0-2A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				_		
CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				• test_up		
CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO	CDR PLL CP R	GOLA_BYPASS EN	l Bool	t/f	f	TODO
					t	TODO

Table 11 – continued from previous page

Name Ins	stance	Туре	Values	Default	Documentation
CDR_PLL_FB_SED-2		Mux	values	vco_clk	TODO
CDK_I EL_I D_SLD-2	2	WIUX	• vco_clk	VCO_CIK	TODO
			• VCO_CIK		
			external_clk	-	
			external_cir	•	
CDR_PLL_FREF_BP	2M DIV2 EN	Bool	t/f	f	TODO
CDR_PLL_GPON_(D)		Bool	t/f	f	TODO
CDR_PLL_IGNORE2			t/f	f	TODO
CDR_PLL_LEVSHIE			0-3	1	TODO
CDR_PLL_L_COUN		Num		1	TODO
	2 EK	1 (dill	• 1-2	1	1020
			• 4		
			• 8		
			0		
CDR_PLL_M_COWN	ZTER	Num		20	TODO
			• 0		
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
			50		
CDR_PLL_ON 0-2		Bool	t/f	f	TODO
CDR_PLL_PCIE_FR	EQ_MHZ	Num		100	TODO
			• 100		
			• 125		
CDR_PLL_PD_CPO	MP_CURRENT	_NAm		5	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
CDR_PLL_PD_L_00	2UNTER	Num		1	TODO
			• 1-2		
			• 4		
			• 8		

Table 11 – continued from previous page

Name Instance	Туре	d from previous pa	Default	Documentation
CDR_PLL_PFD_CP42MP_CURREN		141400	20	TODO
CDK_1 EE_11 D_CDQIVII _COKKEN	11 <u>10</u> m	• 5	20	TODO
		• 10		
		• 20		
		• 30		
		• 40		
		• 50		
		• 60		
		• 80		
		• 100		
		• 120		
		120		
CDR_PLL_REF_C042_DIV	Num		1	TODO
		• 1-2		
		• 4		
		• 8		
CDR_PLL_REGUIOATOR_INC_PCT	Γ Mux		p5	TODO
		• p0		
		• p5		
		• p10		
		• p15		
		• p20		
		• p25		
		 disabled 		
	D = =1	4/5	£	TODO
CDR_PLL_REPLIOA_BIAS_DIS CDR_PLL_RESERWE_LOOPBACK	Bool BNol	t/f t/f	f	TODO TODO
CDR_PLL_RIPPL_(CAP_CTRL_EN	Bool	t/f	f	TODO
CDR_PLL_RXPLI0.2D_BW_CTRL	Num	V1	300	TODO
EDK_1 EL_KAI HB_ED_DW_C1KE	1 (dill	• 170	300	TODO
		• 240		
		• 300		
		• 600		
CDR_PLL_RXPLI0-2FD_BW_CTR	L Num		3200	TODO
		• 1600		
		• 3200		
		• 4800		
		• 6400		
		10		
CDR_PLL_TXPLLOHICLK_DRIVER		t/f	f	TODO
CDR_PLL_VCO_AUZTO_RESET_EI		t/f	2	TODO
CDR_PLL_VCO_ @M ERANGE_REF CDR_PLL_VLOC IO_ MONITOR		0-3		TODO TODO
CDK_FLL_VLOCN_MONITOR	Mux	• mon_clk	mon_clk	1000
		• mon_data		
		- mon_data		
CVP_EN 0-2	Bool	t/f	f	TODO
DPRIO_REG_PLD0P2MA_IF_BADD		000-7ff		TODO
DI MO_NEO_I EPO14VIA_II_DADE	rixxaiii	000-711		10DO

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
FORCE_MDIO_	DIGS-2CSR_END	Bool	t/f	f	TODO
HCLK_PCS_DR	VŒR_EN	Bool	t/f	f	TODO
INT_EARLY_EIG	DS)_SEL	Mux	• pcs • core	pcs	TODO
INT_FFCLK_EN	0-2	Bool	t/f	f	TODO
INT_LTR_SEL	0-2	Mux	• pcs • core	pcs	TODO
INT_PCIE_SWIT	COH2SEL	Mux	• pcs • core	pcs	TODO
INT_TXDERECT	RX2SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_	IDI-E_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH	2 <u>0</u> SEL	Mux	 ffpll_top ffpll_bot ref_clk0 ref_clk1 ref_clk2 ref_clk3 rx_clk0 rx_clk1 rx_clk1 rx_clk2 rx_clk2 rx_clk3 pd_pma 	pd_pma	TODO

Table 11 – continued from previous page

Name	Instance	ле тт – сопшниес Туре	Values	Default	Documentation
IQ_TX_RX_CLK		Mux		tristate	TODO
IQ_TX_RX_CLK	_AB_SEL	Mux	a_pma_rx_ a_pcs_rx_b a_pma_tx_ a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_pcs_tx_b tristate	b_pma_rx b_pcs_rx b_pma_rx -pcs_tx s_rx s_tx	TODO
IQ_TX_RX_TO_0	CBL2FB	Mux		pd	TODO
	EIF <u>a</u> B	Mux	clk0clk1clk2pd	pu	ТОВО
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2	Ram	0-7	0	TODO
PCLK_SEL	0-2	Mux	0 7	tristate	TODO
			a_pma_rx_ a_pcs_rx_b	_pcs_rx	
			a_pma_tx_ a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_pcs_tx_b tristate	s_rx s_tx	
RX_BIT_SLIP_B	Y P ASS_EN	Bool	a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_pcs_tx_b	_pcs_tx s_rx s_tx	TODO
RX_BUF_RX_AT	TB0-2	Bool Ram	a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_tri_b_tcs a_pcs_tx_b tristate	_pcs_tx s_rx s_tx _tri	TODO TODO
RX_BUF_RX_AT RX_BUF_SD_3D	BO-GAIN_EN	Ram Bool	a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_tri_b_pcs a_pcs_tx_b tristate	pcs_tx s_rx s_tx tri t 0 f	TODO TODO
RX_BUF_RX_AT RX_BUF_SD_3D RX_BUF_SD_CD	TB)-2 BO_&AIN_EN DRELK_TO_CGB_	Ram Bool E N ool	a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_tri_b_pcs a_pcs_tx_b tristate t/f O-f t/f t/f	pcs_tx s_rx s_tx tri t 0 f f	TODO TODO TODO
RX_BUF_RX_AI RX_BUF_SD_3D RX_BUF_SD_CI RX_BUF_SD_DI	BO-GAIN_EN ORELK_TO_CGB_ AG-2LOOPBACK	Ram Bool E N ool Bool	a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_tri_b_pcs a_pcs_tx_b tristate t/f O-f t/f t/f t/f	pcs_tx s_rx tti t 0 f f f	TODO TODO TODO TODO
RX_BUF_RX_AT RX_BUF_SD_3D RX_BUF_SD_CE	BO-GAIN_EN DRELK_TO_CGB_ AG-2LOOPBACK	Ram Bool E N ool	a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_tri_b_pcs a_pcs_tx_b tristate t/f O-f t/f t/f	pcs_tx s_rx s_tx tri t 0 f f	TODO TODO TODO

Table 11 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RX_BUF_SD_OFF0-2	Mux		divrx_2	TODO
		• divrx_1		
		• divrx_2		
		• divrx_3		
		• divrx_4 • divrx_5		
		• divrx_6		
		• divrx_7		
		• divrx_8		
		• divrx_9		
		• divrx_10)	
		• divrx_11		
		• divrx_12		
		• divrx_13		
		• divrx_14		
		reserved	_off_1	
		reserved_	_off_2	
		off_on_t:	x_divrx_1	
		off_on_t:	x_divrx_2	
		off_on_t:	x_divrx_3	
		off_on_t:	x_divrx_4	
		•	x_divrx_5	
		•	x_divrx_6	
		•	x_divrx_7	
		•	x_divrx_8	
		•	x_divrx_9	
		•	x_divrx_10	
		•	x_divrx_11	
		•	x_divrx_12	
		•	x_divrx_13	
		off_on_t:	x_divrx_14	

Table 11 – continued from previous page

Name Insta		Values	Default	Documentation
RX_BUF_SD_ON 0-2	Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_24 • pulse_26 • pulse_30 • reserved_o. • force_on	pulse_6	TODO
RX_BUF_SD_RX_0ACG	AIN_A Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX_0ACG		• v0 • v0p5 • v0p75 • v1	v1	TODO
RX_BUF_SD_RX_@2K		t/f	f	TODO
RX_BUF_SD_RX_OREF		t/f	f	TODO
RX_BUF_SD_TERM2_S	EL Mux	 external r150ohm r120ohm r100ohm r85ohm 	r100ohm	TODO

Table 11 – continued from previous page

		inued from previous p		Desimantation
Name Instance	Туре	Values	Default	Documentation
RX_BUF_SD_THRE\$HOLD_M	V Num	 15 20 25 30 35 40 45 50 	30	TODO
RX_BUF_SD_VCM-2SEL	Mux	 tristated1 tristated2 tristated3 tristated4 v0p35 v0p50 v0p55 v0p60 v0p65 v0p70 v0p75 v0p80 pull_down pull_down pull_up_st pull_up_w 	_weak rong	TODO
RX_BUF_SX_PDB0-EN	Bool	t/f	f	TODO
RX_BUF_VCM_CURRENT_AD	D Ram	0-3	1	TODO
RX_DESER_CLK_0SEL	Mux	• or_cal • lc • pld	or_cal	TODO
RX_DESER_REVERSE_LOOPB	ACKMux	• rx • cdr	rx	TODO
RX_EN 0-2	Bool	t/f	f	TODO
RX_MODE_BITS 0-2	Num	• 8 • 10 • 16 • 20	8 f	TODO
RX_SDCLK_EN 0-2	Bool	t/f		TODO

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documentation
RX_VCO_BYPA\$\$0-2	Mux	1 0110100	normal	TODO
		• clklow		
		• fref		
		• normal		
		•		
		normal_dor	it_care	
TX_BUF_CML_EN-2	Bool	t/f	f	TODO
TX_BUF_COMMON2_MODE_DRI	VENA <u>u</u> SEL		v0p65	TODO
		 grounded 		
		•		
		pull_down		
		• pull_up		
		•		
		pull_up_vc	¢ela	
		• tristated1		
		tristated2tristated3		
		• tristated4		
		• v0p35		
		• v0p50		
		• v0p55		
		• v0p60		
		• v0p65		
		• v0p70		
		• v0p75		
		• v0p80		
TX_BUF_DFT_SE0-2	Mux		pre_en_po2_en	TODO
IA_BUF_DFI_SEU-2	IVIUX	•	pre_en_poz_en	1000
		vod_en_lsb		
		•		
		vod_en_ms	b	
		• po1_en		
		• disabled		
		•		
		pre_en_po2	_en	
TX_BUF_DRIVERO_RESOLUTION	CMTRAL		offset_main	TODO
		•		
		combination	n 	
		• disabled		
		offset main		
		offset_main		
		offset_po1		
		0113Ct_p01		
TX_BUF_EN 0-2	Bool	t/f	f	TODO

Table 11 – continued from previous page

Name	Instance	Туре	ed from previous p	Default	Documentation
TX_BUF_FIR_C	OBF2_SEL	Mux	• ram • dynamic	ram	TODO
TX_BUF_LOCA	L(1HB_CTL	Mux	r490hmr290hmr420hmr220hm	r29ohm	TODO
TX_BUF_LST_A	Т В -2	Ram	0-f	0	TODO
TX_BUF_RX_DI		Ram	0-f	0	TODO
TX_BUF_RX_DI		Bool	t/f	f	TODO
TX_BUF_SLEW_		Num	• 15 • 30 • 50 • 90 • 160	30	TODO
TX_BUF_SWING	GBDOST_DIS	Bool	t/f	f	TODO
TX_BUF_TERM		Mux	 r150ohm r120ohm r100ohm r85ohm external 	r100ohm	TODO
TX_BUF_VCM_	CURRENT_ADD	Ram	0-3	1	TODO
TX_BUF_VOD_I	30002ST_DIS	Bool	t/f	f	TODO
	WV-21ST_POST_TA	PRam	00-1f	0	TODO
TX_BUF_VOD_S		Ram	00-3f	0	TODO
TX_CGB_CLK_N	MO-ZE	Mux	• disable • enable_mu • enable_mu	disable te te_master_channel	TODO
TX_CGB_COUN	TEAR_RESET_EN	Bool	t/f	f	TODO
TX_CGB_ENAB		Bool	t/f	f	TODO
TX_CGB_FREF_		Bool	t/f	f	TODO
	PO-WER_DOWN	Bool	t/f	f	TODO
TX_CGB_PCIE_	RÐSÆT	Mux	• normal • pcie	normal	TODO

Table 11 – continued from previous page

Name	Instance	ole 11 – continue Type	Values	Default	Documentation
TX_CGB_RX_IQ		Mux	141400	tristate	TODO
17_COD_101_1Q	- SEB	Trux	cgb_x1_m_ rx_output tristate		1020
TX_CGB_SYNC	0-2	Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	E M ux	up_segmen down_segm ffpll ch1_txpll_t ch2_txpll_t same_ch_tx hfclk_xn_u hfclk_cn1_ hfclk_xn_d hfclk_ch1_	ented spll p x6_dn	TODO
TX_CGB_X1_DI	V <u>0</u> ₩I_SEL	Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L OC K_SOURCE_S	SEM/ux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_	.div	TODO

Table 11 – continued from previous page

			d from previous pa		
Name	Instance	Туре	Values	Default	Documentation
TX_MODE_BITS	5 0-2	Num	• 8 • 10 • 16 • 20	8	TODO
TX_SER_CLK_D	OIV-ZX DESKEW	Ram	• 80 0-f	0	TODO
TX_SER_DUTY		Ram	0-7	3	TODO
	DO-DATA_MODE_		t/f	f	TODO
TX_SER_POST_		Bool	t/f	f	TODO
TX_VREF_ES_T		Mux	47.	vref_12r_ov_20r	TODO
111_ \ 14555_1		.v.u.r	vref_10r_ov vref_11r_ov vref_12r_ov	7_18r 7_19r	
			vref_13r_ov vref_14r_ov	22r	
REF_IQCLK_BU		Bool	t/f	f	TODO
RX_IQCLK_BUF		Bool	t/f	f	TODO
FFPLL_IQTXRX	C 0& _DIRECTION	Mux	 tristate up down	tristate	TODO
FFPLL_IQCLK_I	DIRECTION	Mux	 tristate up down		TODO
CLKBUF_DIV2_	EN	Bool	t/f	f	TODO
CLKBUF_LVPE		Bool	t/f	t	TODO
CLKBUF_TERM		Bool	t/f	t	TODO
CLKBUF_VCM_		Mux	• tristate • vcc	tristate	TODO
SEGMENTED_0	_DOWN_MUX_SE	LMux	• ch2_txpll • other_segme • pd_1	pd_1 ented	TODO
					oc on novt nago

Table 11 – continued from previous page

Name Instance	ole 11 – continue∈ │ Type	Values	Default	Documentation
SEGMENTED_1_DOWN_MUX_SE		Taraco	pd_2	TODO
		• fpllin • mux1 • ch0_txpll • pd_2	F*==	
SEGMENTED_1_UP_MUX_SEL	Mux	• fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_t • ch1_txpll_t		TODO
XN_DN_SEL	Mux	 xn_dn x6_up x6_dn pd_xn_dn	pd_xn_dn	TODO
XN_UP_SEL	Mux	• xn_up • x6_up • x6_dn • pd_xn_up	pd_xn_up	TODO
CLKBUF_DIV2_EN	Bool	t/f	f	TODO
CLKBUF_LVPECL_DIS	Bool	t/f	t	TODO
CLKBUF_TERM_DIS	Bool	t/f	t	TODO
CLKBUF_VCM_PUP	Mux	• tristate • vcc	tristate	TODO
SEGMENTED_0_DOWN_MUX_SE	LMux	• ch2_txpll • other_segm • pd_1	pd_1 ented	TODO
SEGMENTED_1_DOWN_MUX_SE	LMux	ch1_txpll_t ch1_txpll_t fpllin mux2 ch0_txpll pd_2		TODO
	1	1		les on next nage

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
SEGMENTED_1	UP_MUX_SEL	Mux		ch2_txpll	TODO
			 fpllin 		
			• mux2		
			• pd_2		
			• ch2_txpll		
			_		

2.3.19 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

TODO: everything, and in particular the hmc-input -> GPIO input mapping when bypassed.

Name	Instance	Туре	Values	Default	Documentation
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux	chip_row_b chip_bank_	_	oľTODO
			row_chip_b		
ATTR_COUNTE		Ram	64 bits	0	TODO
ATTR_COUNTE		Ram	64 bits	0	TODO
ATTR_COUNTE		Ram	0-1	0	TODO
ATTR_COUNTE		Ram	64 bits	0	TODO
	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_RESET	Ram	0-1	0	TODO
ATTR_DEBUG_S		Ram	32 bits	0	TODO
ATTR_STATIC_C	CONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E	N	Bool	t/f	f	TODO
A_CSR_LPDDR_	DIS	Bool	t/f	f	TODO
A_CSR_PIPELIN	EGLOBALENABI	Bool	t/f	f	TODO
A_CSR_RESET_	DELAY_EN	Bool	t/f	f	TODO
A_CSR_WRAP_I	BC_EN	Bool	t/f	f	TODO
CAL_REQ		Bool	t/f	f	TODO
CFG_BURST_LE	NGTH	Num	• 0 • 2 • 4 • 8 • 16	0	TODO

Table 12 – continued from previous page

Name Instance	Туре	d from previous pa	Default	Documentation
CFG_INTERFACE_WIDTH	Num		0	TODO
_ _		• 0		
		• 8		
		• 16		
		• 24		
		• 32		
		• 40		
CFG_SELF_RFSH_EXIT_CYCLES	Num		0	TODO
		• 0		
		• 37		
		• 44		
		• 52		
		• 59		
		• 74		
		• 88		
		• 200		
		• 512		
		00.25		mon o
CFG_STARVE_LIMIT	Ram	00-3f	0	TODO
CFG_TYPE	Mux	1.1	ddr	TODO
		• ddr		
		• ddr2		
		• ddr3		
		• lpddr		
		• lpddr2		
CLR_INTR	Bool	t/f	f	TODO
CTL_ECC_ENABLED	Bool	t/f	f	TODO
CTL_ECC_RMW_ENABLED	Bool	t/f	f	TODO
CTL_REGDIMM_ENABLED	Bool	t/f	f	TODO
CTL_USR_REFRESH	Bool	t/f	f	TODO
DATA_WIDTH	Num		16	TODO
		• 16		
		• 32		
		• 64		
DBE_INTR	Bool	t/f	f	TODO
DDIO_ADDR_EN	Ram	0000-ffff	0	TODO
DDIO_BA_EN	Ram	0-7	0	TODO
DDIO_BA_EN DDIO_CAS_N_EN	Bool	t/f	f	TODO
DDIO_CKE_EN	Ram	0-3	0	TODO
DDIO_CSO_N_EN	Ram	0-3	0	TODO
DDIO_DM_EN	Ram	00-1f	0	TODO
DDIO_DQSB_EN	Ram	00-1f	0	TODO
DDIO_DQSLOGIC_EN	Ram	00-1f	0	TODO
DDIO_DQS_EN	Ram	00-1f	0	TODO
DDIO_DQ_EN	Ram	45 bits	0	TODO
DDIO_MEM_CLK_EN	Bool	t/f	f	TODO
DDIO_MEM_CLK_N_EN	Bool	t/f	f	TODO
DDIO_MIDM_CDM_I/_DI	D 001	W1	1 anding	1000

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
DDIO_ODT_EN	Instance	Ram	0-3	0	TODO
DDIO_ODT_EN	NI.	Bool	t/f	f	TODO
DDIO_RESET_N		Bool	t/f	f	TODO
DDIO_RESET_N		Bool	t/f	f	TODO
DELAY_BONDI			0-3		TODO
DFX_BYPASS_E		Ram	t/f	0	
DISABLE_MER		Bool	t/f	f f	TODO TODO
		Bool	0-3		
DQA_DELAY_E		Ram		0	TODO
DQSLOGIC_DEI		Ram	0-3	0	TODO
DQ_DELAY_EN		Ram	0-3	0	TODO
ENABLE_ATPG		Bool	t/f	f	TODO
	ING_WRAPBACK		t/f	f	TODO
ENABLE_BURS		Bool	t/f	f	TODO
ENABLE_BURS		Bool	t/f	f	TODO
ENABLE_DQS_T		Bool	t/f	f	TODO
	ODE_OVERWRIT		t/f	f	TODO
ENABLE_INTR	_	Bool	t/f	f	TODO
ENABLE_NO_D		Bool	t/f	f	TODO
ENABLE_PIPEL		Bool	t/f	f	TODO
	.K_ACT_TO_ACT	Ram	0-f	0	TODO
	K_ACT_TO_ACT		0-f	0	TODO
	.K_ACT_TO_PCH		0-f	0	TODO
	_K_ACT_TO_RDW		0-f	0	TODO
	K_ARF_PERIOD		0-f	0	TODO
	_K_ARF_TO_VAL		0-f	0	TODO
	_K_FOUR_ACT_T		0-f	0	TODO
	LK_PCH_ALL_TO		0-f	0	TODO
	LK_PCH_TO_VAL		0-f	0	TODO
	_K_PDN_PERIOD		0-f	0	TODO
	LK_PDN_TO_VAL		0-f	0	TODO
EXTRA_CTL_CI	LK_RD_AP_TO_V	A IRIADn	0-f	0	TODO
EXTRA_CTL_CI	_K_RD_TO_PCH	Ram	0-f	0	TODO
EXTRA_CTL_CI		Ram	0-f	0	TODO
EXTRA_CTL_CI	.K_RD_TO_RD_D	IFFar6HIP	0-f	0	TODO
EXTRA_CTL_CI	_K_RD_TO_WR	Ram	0-f	0	TODO
EXTRA_CTL_CI	_K_RD_TO_WR_B	C Ram	0-f	0	TODO
	_K_RD_TO_WR_D		0-f	0	TODO
	.K_SRF_TO_VALI		0-f	0	TODO
EXTRA_CTL_CI	K_SRF_TO_ZQ_0	CAN am	0-f	0	TODO
EXTRA_CTL_CI	K_WR_AP_TO_V	ARAD	0-f	0	TODO
EXTRA_CTL_CI	K_WR_TO_PCH	Ram	0-f	0	TODO
EXTRA_CTL_CI	.K_WR_TO_RD	Ram	0-f	0	TODO
EXTRA_CTL_CI	.K_WR_TO_RD_B	CRam	0-f	0	TODO
EXTRA_CTL_CI	K_WR_TO_RD_D	IRE <u>n</u> CHIP	0-f	0	TODO
EXTRA_CTL_CI	K_WR_TO_WR	Ram	0-f	0	TODO
	K_WR_TO_WR_I	O IRT CHIP	0-f	0	TODO
GANGED_ARF		Bool	t/f	f	TODO
GEN_DBE		Ram	0-1	0	TODO
GEN_SBE		Ram	0-1	0	TODO
	1				ntinues on nevt nage

Table 12 – continued from previous page

Name Instance	Type	Values	Default	Documentation
IF_DQS_WIDTH	Num	• 0-5	0	TODO
INC_SYNC	Num	• 2-3	2	TODO
LOCAL_IF_CS_WIDTH	Num	• 0-4	0	TODO
MASK_CORR_DROPPED_INTR	Bool	t/f	f	TODO
MEM_AUTO_PD_CYCLES	Ram	0000-ffff	0	TODO
MEM_CLK_ENTRY_CYCLES	Ram	0-f	0	TODO
MEM_IF_AL	Num	• 0-10	0	TODO
MEM_IF_BANKADDR_WIDTH	Num	• 0 • 2-3	0	TODO
MEM_IF_COLADDR_WIDTH	Num	• 0 • 8-12	0	TODO
MEM_IF_ROWADDR_WIDTH	Num	• 0 • 12-16	0	TODO
MEM_IF_TCCD	Num	• 0-4	0	TODO
MEM_IF_TCL	Num	• 0 • 3-11	0	TODO
MEM_IF_TCWL	Num	• 0-8	0	TODO
MEM_IF_TFAW	Num	• 0-32	0	TODO
MEM_IF_TMRD	Num	• 0 • 2 • 4	0	TODO
MEM_IF_TRAS	Num	• 0-29	0	TODO
				ntinues on nevt nage

Table 12 – continued from previous page

Name Instance	Type	Values	Default	Documentation
MEM_IF_TRC	Num	• 0-40	0	TODO
MEM_IF_TRCD	Num	• 0-11	0	TODO
MEM_IF_TREFI	Ram	0000-1fff	0	TODO
MEM_IF_TRFC	Ram	00-ff	0	TODO
MEM_IF_TRP	Num	• 0 • 2-10	0	TODO
MEM_IF_TRRD	Num	• 0-6	0	TODO
MEM_IF_TRTP	Num	• 0-8	0	TODO
MEM_IF_TWR	Num	• 0-12	0	TODO
MEM_IF_TWTR	Num	• 0-6	0	TODO
MMR_CFG_MEM_BL	Num	• 2 • 4 • 8 • 16	2	TODO
OUTPUT_REGD	Bool	t/f	f	TODO
PDN_EXIT_CYCLES	Mux	• disabled • fast • slow	disabled	TODO
POWER_SAVING_EXIT_CYCLES		0-f	0	TODO
PRIORITY_REMAP	Mux	 disabled priority_0 priority_1 priority_2 priority_3 priority_4 priority_5 priority_6 priority_7 	disabled	TODO

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
READ_ODT_CH		Mux		disabled	TODO
		111671	 disabled 	disubica	1020
			•		
			read chip0	odt0_chip1	
			•	_ · · · · · _ · · · · · · · · · · · · ·	
			read chip0	odt1_chip1	
			•	1	
			read_chip0_	odt01_chip1	
			•		
			read_chip0_	_chip1_odt0	
			•		
			read_chip0_	odt0_chip1_odt0	
			•		
			read_chip0_	odt1_chip1_odt0	
			•	1.04 1.14 1.0	
			read_chip0_	odt01_chip1_odt0	
			• 1 1 0	.1.11 . 1/1	
			read_cnip0_	chip1_odt1	
			road ahin0	odt0_chip1_odt1	
			reau_cmpo_	_odio_ciiip1_odi1	
			read chin()	odt1_chip1_odt1	
			• reau_empo_	_odt1_cmp1_odt1	
			read_chip()	odt01_chip1_odt1	
			•		
			read chin0	chip1_odt01	
			•	r	
			read chip0	odt0_chip1_odt01	
			•		
			read_chip0_	odt1_chip1_odt01	
			•		
			read_chip0_	odt01_chip1_odt01	
REORDER_DAT	Α	Bool	t/f	f	TODO
SBE_INTR		Bool	t/f	f	TODO
TEST_MODE		Bool	t/f	f	TODO
USER_ECC_EN		Bool	t/f	f	TODO

Table 12 – continued from previous page

	ble 12 – continue		<u> </u>	
		Values		
Name Instance WRITE_ODT_CHIP	Type Mux	values disabled write_chip(write_chip(Default disabled _odt0_chip1 _odt1_chip1 _odt01_chip1 _chip1_odt0 _odt0_chip1_odt0 _odt1_chip1_odt0 _odt1_chip1_odt0 _odt1_chip1_odt0	TODO TODO
		write_chip()_chip1_odt1)_odt0_chip1_odt1)_odt1_chip1_odt1	
		•		
		•	_chip1_odt01 _odt0_chip1_odt01	
		•)_odt1_chip1_odt01	
		write_chip(_odt01_chip1_odt0	1
INST_ROM_DATA0-127	Ram	20 bits	0	TODO
AC_ROM_DATA 0-39	Ram	30 bits	0	TODO
AUTO_PCH_ENA BLE	Bool	t/f	f	TODO
CLOCK_OFF 0-5	Bool	t/f	f	TODO
CPORT_RDY_ALMOST_FULL	Bool	t/f	f	TODO
CPORT_RFIFO_MQAB	Ram	0-3	0	TODO
CPORT_TYPE 0-5	Mux	disabled write read bi_direction	disabled	TODO
CPORT_WFIFO_M0AP	Ram	0-3	0	TODO
CYC_TO_RLD_JA RS	Ram	00-ff	0	TODO
ENABLE_BONDING	Bool	t/f	f	TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_V	W E LIGHT	Ram	00-1f	0	TODO
RCFG_USER_PF	I OE ITY	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_	MØ L B	Num	• 0-5	0	TODO
SINGLE_READY	0-3	Mux	• concatenate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	asynchrono synchronou		TODO
USE_ALMOST_	EMABTY	Bool	t/f	f	TODO
WFIFO_CPORT_	M)AP	Num	• 0-5	0	TODO
WFIFO_RDY_AI		Bool	t/f	f	TODO
RCFG_SUM_WT	_ P RTIORITY	Ram	00-ff	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
AFICTLLONGIDLE		0-1	GIN	TODO
AFICTLREFRESHDONE		0-1	GIN	TODO
AFISEQBUSY		0-1	GOUT	TODO
AVLADDRESS		0-15	GOUT	TODO
AVLREAD			GOUT	TODO
AVLREADDATA		0-31	GIN	TODO
AVLRESETN			GOUT	TODO
AVLWAITREQUEST			GIN	TODO
AVLWRITE			GOUT	TODO
AVLWRITEDATA		0-31	GOUT	TODO
BONDINGIN	0-2	0-5	GOUT	TODO
BONDINGOUT	0-2	0-5	GIN	TODO
CTLCALREQ			GIN	TODO
GLOBALRESETN			GOUT	TODO
IAVSTCMDDATA	0-5	0-41	GOUT	TODO
IAVSTCMDRESETN	0-5		GOUT	TODO
IAVSTRDCLK	0-3		DCMUX	TODO

Table 13 – continued from previous page

Port Name	- continued Instance	Port bits	Route node type	Documentation
IAVSTRDREADY	0-3	1 UIT DIES	GOUT	TODO
IAVSTRDREADT	0-3		GOUT	TODO
IAVSTWRACKREADY	0-5		GOUT	TODO
IAVSTWRCLK	0-3	0-3	DCMUX	TODO
IAVSTWRELK	0-3	0-3	GOUT	TODO
IAVSTWRDATA	0-3	0-89	GOUT	TODO
IOINTADDRACLR	0-3	0-15	GOUT	TODO
IOINTADDRACER		0-13	GOUT	TODO
IOINTAFICALFAIL		0-03	GIN	TODO
IOINTAFICALSUCCESS		0.4	GIN	TODO
IOINTAFIRLAT		0-4	GIN	TODO
IOINTAFIWLAT		0-3	GIN	TODO
IOINTBAACLR		0-2	GOUT	TODO
IOINTBADOUT		0-11	GOUT	TODO
IOINTCASNACLR		0.2	GOUT	TODO
IOINTCASNDOUT		0-3	GOUT	TODO
IOINTCKDOUT		0-3	GOUT	TODO
IOINTCKEACLR		0-1	GOUT	TODO
IOINTCKEDOUT		0-7	GOUT	TODO
IOINTCKNDOUT		0-3	GOUT	TODO
IOINTCSNACLR		0-1	GOUT	TODO
IOINTCSNDOUT		0-7	GOUT	TODO
IOINTDMDOUT		0-19	GOUT	TODO
IOINTDQDIN		144-175	GIN	TODO
IOINTDQDOUT		144-175	GOUT	TODO
IOINTDQOE		72-87	GOUT	TODO
IOINTDQSBDOUT		0-19	GOUT	TODO
IOINTDQSBOE		0-9	GOUT	TODO
IOINTDQSDOUT		0-19	GOUT	TODO
IOINTDQSLOGICACLRFIFOCTRL		0-4	GOUT	TODO
IOINTDQSLOGICACLRPSTAMBLE		0-4	GOUT	TODO
IOINTDQSLOGICDQSENA		0-9	GOUT	TODO
IOINTDQSLOGICFIFORESET		0-4	GOUT	TODO
IOINTDQSLOGICINCRDATAEN		0-9	GOUT	TODO
IOINTDQSLOGICINCWRPTR		0-9	GOUT	TODO
IOINTDQSLOGICOCT		0-9	GOUT	TODO
IOINTDQSLOGICRDATAVALID		0-4	GIN	TODO
IOINTDQSLOGICREADLATENCY		0-24	GOUT	TODO
IOINTDQSOE		0-9	GOUT	TODO
IOINTODTACLR		0-1	GOUT	TODO
IOINTODTDOUT		0-7	GOUT	TODO
IOINTRASNACLR			GOUT	TODO
IOINTRASNDOUT		0-3	GOUT	TODO
IOINTRESETNACLR			GOUT	TODO
IOINTRESETNDOUT		0-3	GOUT	TODO
IOINTWENACLR			GOUT	TODO
IOINTWENDOUT		0-3	GOUT	TODO
LOCALDEEPPOWERDNACK			GIN	TODO
LOCALDEEPPOWERDNCHIP		0-1	GOUT	TODO

Table 13 – continued from previous page

Port Name	Instance	Port bits		Documentation
LOCALDEEPPOWERDNREQ			GOUT	TODO
LOCALINITDONE			GIN	TODO
LOCALPOWERDOWNACK			GIN	TODO
LOCALREFRESHACK			GIN	TODO
LOCALREFRESHCHIP		0-1	GOUT	TODO
LOCALREFRESHREQ			GOUT	TODO
LOCALSELFRFSHACK			GIN	TODO
LOCALSELFRFSHCHIP		0-1	GOUT	TODO
LOCALSELFRFSHREQ			GOUT	TODO
MMRADDR		0-9	GOUT	TODO
MMRBE			GOUT	TODO
MMRBURSTBEGIN			GOUT	TODO
MMRBURSTCOUNT		0-1	GOUT	TODO
MMRCLK			DCMUX	TODO
MMRRDATA		0-7	GIN	TODO
MMRRDATAVALID			GIN	TODO
MMRREADREQ			GOUT	TODO
MMRRESETN			GOUT	TODO
MMRWAITREQUEST			GIN	TODO
MMRWDATA		0-7	GOUT	TODO
MMRWRITEREO			GOUT	TODO
OAMMREADY		0-5	GIN	TODO
ORDAVSTDATA	0-3	0-79	GIN	TODO
ORDAVSTVALID	0-3		GIN	TODO
OWRACKAVSTDATA	0-5		GIN	TODO
OWRACKAVSTVALID	0-5		GIN	TODO
PHYRESETN			GIN	TODO
PLLLOCKED			GOUT	TODO
PORTCLK	0-5		DCMUX	TODO
SCADDR		0-9	GOUT	TODO
SCANEN			GOUT	TODO
SCBE			GOUT	TODO
SCBURSTBEGIN			GOUT	TODO
SCBURSTCOUNT		0-1	GOUT	TODO
SCCLK			DCMUX	TODO
SCRDATA		0-7	GIN	TODO
SCRDATAVALID			GIN	TODO
SCREADREQ			GOUT	TODO
SCRESETN			GOUT	TODO
SCWAITREQUEST			GIN	TODO
SCWDATA		0-7	GOUT	TODO
SCWRITEREQ			GOUT	TODO
SOFTRESETN			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
	0-4		>	DQS16	TODO
			>	LVL	TODO
DDIOPHYDQDIN		144-175	<	GPIO:DATAOUT	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
PHYDDIOADDRACLR		0-15	>	GPIO:ACLR	TODO
PHYDDIOADDRDOUT		0-63	>	GPIO:DATAIN	TODO
PHYDDIOBAACLR			>	GPIO:ACLR	TODO
PHYDDIOBADOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCASNACLR			>	GPIO:ACLR	TODO
PHYDDIOCASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKEACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCKEDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIOCKNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCSNACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCSNDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIODMDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQDOUT		144-175	>	GPIO:DATAIN	TODO
PHYDDIODQOE		72-87	>	GPIO:OEIN	TODO
PHYDDIODQSBDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSBOE		0-9	>	GPIO:OEIN	TODO
PHYDDIODQSDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSOE		0-9	>	GPIO:OEIN	TODO
PHYDDIOODTACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOODTDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIORASNACLR			>	GPIO:ACLR	TODO
PHYDDIORASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIORESETNACLR			>	GPIO:ACLR	TODO
PHYDDIORESETNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOWENACLR			>	GPIO:ACLR	TODO
PHYDDIOWENDOUT		0-3	>	GPIO:DATAIN	TODO

2.3.20 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.

HPS_BOOT

Port Name	Instance	Port bits	Route node type	Documentation
BOOT_FROM_FPGA_ON_FAILURE			GOUT	TODO
BOOT_FROM_FPGA_READY			GOUT	TODO
BSEL		0-2	GOUT	TODO
BSEL_EN			GOUT	TODO
CSEL		0-1	GOUT	TODO
CSEL_EN			GOUT	TODO

HPS_CLOCKS

Name	Instance	Type	Values	Default	Documentation
RIGHT_CLOCK_SEL	0-8	Ram	0-3	3	TODO
TOP_CLOCK_SEL	0-8	Ram	0-3	3	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKOUT	0	0-3	>	CMUXHG:PLLIN	TODO
CLKOUT	0	0-8	>	CMUXHR:PLLIN	TODO
CLKOUT	1	5-8	>	CMUXVG:PLLIN	TODO
CLKOUT	1	0-8	>	CMUXVR:PLLIN	TODO

HPS_CLOCKS_RESETS

Port Name	Instance	Port bits	Route node type	Documentation
F2H_COLD_RST_REQ_N			GOUT	TODO
F2H_DBG_RST_REQ_N			GOUT	TODO
F2H_PENDING_RST_ACK			GOUT	TODO
F2H_PERIPH_REF_CLK			DCMUX	TODO
F2H_SDRAM_REF_CLK			DCMUX	TODO
F2H_WARM_RST_REQ_N			GOUT	TODO
H2F_PENDING_RST_REQ_N			GIN	TODO
PTP_REF_CLK			DCMUX	TODO

HPS_CROSS_TRIGGER

Port Name	Instance	Port bits	Route node type	Documentation
ASICCTL		0-7	GIN	TODO
CLK			DCMUX	TODO
CLK_EN			GOUT	TODO
TRIG_IN		0-7	GOUT	TODO
TRIG_INACK		0-7	GIN	TODO
TRIG_OUT		0-7	GIN	TODO
TRIG_OUTACK		0-7	GOUT	TODO

HPS_DBG_APB

Port Name	Instance	Port bits	Route node type	Documentation
DBG_APB_DISABLE			GOUT	TODO
P_ADDR		0-17	GIN	TODO
P_ADDR_31			GIN	TODO
P_CLK			DCMUX	TODO
P_CLK_EN			GOUT	TODO
P_ENABLE			GIN	TODO
P_RDATA		0-31	GOUT	TODO
P_READY			GOUT	TODO
P_RESET_N			GIN	TODO
P_SEL			GIN	TODO
P_SLV_ERR			GOUT	TODO
P_WDATA		0-31	GIN	TODO
P_WRITE			GIN	TODO

HPS_DMA

Port Name	Instance	Port bits	Route node type	Documentation
ACK	0-7		GIN	TODO
REQ	0-7		GOUT	TODO
SINGLE	0-7		GOUT	TODO

HPS_FPGA2HPS

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-31	GOUT	TODO
ARBURST		0-1	GOUT	TODO
ARCACHE		0-3	GOUT	TODO
ARID		0-7	GOUT	TODO
ARLEN		0-3	GOUT	TODO
ARLOCK		0-1	GOUT	TODO
ARPROT		0-2	GOUT	TODO
ARREADY			GIN	TODO
ARSIZE		0-2	GOUT	TODO
ARUSER		0-4	GOUT	TODO
ARVALID			GOUT	TODO
AWADDR		0-31	GOUT	TODO
AWBURST		0-1	GOUT	TODO
AWCACHE		0-3	GOUT	TODO
AWID		0-7	GOUT	TODO
AWLEN		0-3	GOUT	TODO
AWLOCK		0-1	GOUT	TODO
AWPROT		0-2	GOUT	TODO
AWREADY			GIN	TODO
AWSIZE		0-2	GOUT	TODO

Table 15 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
AWUSER		0-4	GOUT	TODO
AWVALID			GOUT	TODO
BID		0-7	GIN	TODO
BREADY			GOUT	TODO
BRESP		0-1	GIN	TODO
BVALID			GIN	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GIN	TODO
RID		0-7	GIN	TODO
RLAST			GIN	TODO
RREADY			GOUT	TODO
RRESP		0-1	GIN	TODO
RVALID			GIN	TODO
WDATA		0-127	GOUT	TODO
WID		0-7	GOUT	TODO
WLAST			GOUT	TODO
WREADY			GIN	TODO
WSTRB		0-15	GOUT	TODO
WVALID			GOUT	TODO

HPS_FPGA2SDRAM

Port Name	Instance	Port bits	Route node type	Documentation
BONDING_OUT	0-1	0-3	GIN	TODO
CFG_AXI_MM_SELECT		0-5	GOUT	TODO
CFG_CPORT_RFIFO_MAP		0-17	GOUT	TODO
CFG_CPORT_TYPE		0-11	GOUT	TODO
CFG_CPORT_WFIFO_MAP		0-17	GOUT	TODO
CFG_PORT_WIDTH		0-11	GOUT	TODO
CFG_RFIFO_CPORT_MAP		0-15	GOUT	TODO
CFG_WFIFO_CPORT_MAP		0-15	GOUT	TODO
CMD_DATA	0-5	0-59	GOUT	TODO
CMD_PORT_CLK	0-5		DCMUX	TODO
CMD_READY	0-5		GIN	TODO
CMD_VALID	0-5		GOUT	TODO
RD_CLK	0-3		DCMUX	TODO
RD_DATA	0-3	0-79	GIN	TODO
RD_READY	0-3		GOUT	TODO
RD_VALID	0-3		GIN	TODO
WRACK_DATA	0-5	0-9	GIN	TODO
WRACK_READY	0-5		GOUT	TODO
WRACK_VALID	0-5		GIN	TODO
WR_CLK	0-3		DCMUX	TODO
WR_DATA	0-3	0-89	GOUT	TODO
WR_READY	0-3		GIN	TODO
WR_VALID	0-3		GOUT	TODO

HPS_HPS2FPGA

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-29	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-29	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-127	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-15	GIN	TODO
WVALID			GIN	TODO

HPS_HPS2FPGA_LIGHT_WEIGHT

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-20	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-20	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
RDATA		0-31	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-31	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-3	GIN	TODO
WVALID			GIN	TODO

HPS_INTERRUPTS

Port Name	Instance	Port bits	Route node type	Documentation
H2F_CAN_IRQ	0-1		GIN	TODO
H2F_CLKMGR_IRQ			GIN	TODO
H2F_CTI_IRQ_N	0-1		GIN	TODO
H2F_DMA_ABORT_IRQ			GIN	TODO
H2F_DMA_IRQ	0-7		GIN	TODO
H2F_EMAC_IRQ	0-1		GIN	TODO
H2F_FPGA_MAN_IRQ			GIN	TODO
H2F_GPIO_IRQ	0-2		GIN	TODO
H2F_I2C_EMAC_IRQ	0-1		GIN	TODO
H2F_I2C_IRQ	0-1		GIN	TODO
H2F_L4SP_IRQ	0-1		GIN	TODO
H2F_MPUWAKEUP_IRQ			GIN	TODO
H2F_NAND_IRQ			GIN	TODO
H2F_OSC_IRQ	0-1		GIN	TODO
H2F_QSPI_IRQ			GIN	TODO
H2F_SDMMC_IRQ			GIN	TODO
H2F_SPI_IRQ	0-3		GIN	TODO
H2F_UART_IRQ	0-1		GIN	TODO
H2F_USB_IRQ	0-1		GIN	TODO
H2F_WDOG_IRQ	0-1		GIN	TODO
IRQ		0-63	GOUT	TODO

HPS_JTAG

Port Name	Instance	Port bits	Route node type	Documentation
NENAB_JTAG			GIN	TODO
NTRST			GIN	TODO
TCK			GIN	TODO
TDI			GIN	TODO
TMS			GIN	TODO

HPS_LOAN_IO

Port Name	Instance	Port bits	Route node type	Documentation
INPUT_ONLY		0-13	GIN	TODO
LOANIO_IN		0-70	GIN	TODO
LOANIO_OE		0-70	GOUT	TODO
LOANIO_OUT		0-70	GOUT	TODO

HPS_MPU_EVENT_STANDBY

Port Name	Instance	Port bits	Route node type	Documentation
EVENTI			GOUT	TODO
EVENTO			GIN	TODO
STANDBYWFE		0-1	GIN	TODO
STANDBYWFI		0-1	GIN	TODO

HPS_MPU_GENERAL_PURPOSE

Port Name	Instance	Port bits	Route node type	Documentation
GP_IN		0-31	GOUT	TODO
GP_OUT		0-31	GIN	TODO

HPS_PERIPHERAL_CAN

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_EMAC

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK_RX_I			DCMUX	TODO
CLK_TX_I			DCMUX	TODO
GMII_MDC_O			GIN	TODO
GMII_MDI_I			GOUT	TODO
GMII_MDO_O			GIN	TODO
GMII_MDO_O_E			GIN	TODO
PHY_COL_I			GOUT	TODO
PHY_CRS_I			GOUT	TODO
PHY_RXDV_I			GOUT	TODO
PHY_RXD_I		0-7	GOUT	TODO
PHY_RXER_I			GOUT	TODO
PHY_TXD_O		0-7	GIN	TODO
PHY_TXEN_O			GIN	TODO
PHY_TXER_O			GIN	TODO
PTP_AUX_TS_TRIG_I			GOUT	TODO
PTP_PPS_O			GIN	TODO
RST_CLK_RX_N_O			GIN	TODO
RST_CLK_TX_N_O			GIN	TODO

HPS_PERIPHERAL_I2C

(4 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
OUT_CLK			GIN	TODO
OUT_DATA			GIN	TODO
SCL			DCMUX	TODO
SDA			GOUT	TODO

HPS_PERIPHERAL_NAND

Port Name	Instance	Port bits	Route node type	Documentation
ADQ_IN		0-7	GOUT	TODO
ADQ_OE			GIN	TODO
ADQ_OUT		0-7	GIN	TODO
ALE			GIN	TODO
CEBAR		0-3	GIN	TODO
CLE			GIN	TODO
RDY_BUSY		0-3	GOUT	TODO
REBAR			GIN	TODO
WEBAR			GIN	TODO
WPBAR			GIN	TODO

HPS_PERIPHERAL_QSPI

Port Name	Instance	Port bits	Route node type	Documentation
MI	0-3		GOUT	TODO
MO	0-3		GIN	TODO
N_MO_EN		0-3	GIN	TODO
N_SS_OUT		0-3	GIN	TODO

HPS_PERIPHERAL_SDMMC

Port Name	Instance	Port bits	Route node type	Documentation
CARD_INTN_I			GOUT	TODO
CCLK_OUT			GIN	TODO
CDN_I			GOUT	TODO
CLK_IN			GOUT	TODO
CMD_EN			GIN	TODO
CMD_I			GOUT	TODO
CMD_O			GIN	TODO
DATA_EN		0-7	GIN	TODO
DATA_I		0-7	GOUT	TODO
DATA_O		0-7	GIN	TODO
PWR_ENA_O			GIN	TODO
RSTN_O			GIN	TODO
VS_O			GIN	TODO
WP_I			GOUT	TODO

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
SS_N	0-3		GIN	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SCLK_IN			DCMUX	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_UART

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CTS			GOUT	TODO
DCD			GOUT	TODO
DSR			GOUT	TODO
DTR			GIN	TODO
OUT_N	0-1		GIN	TODO
RI			GOUT	TODO
RTS			GIN	TODO
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_USB

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK			DCMUX	TODO
DATAIN		0-7	GOUT	TODO
DATAOUT		0-7	GIN	TODO
DATA_OUT_EN		0-7	GIN	TODO
DIR			GOUT	TODO
NXT			GOUT	TODO
STP			GIN	TODO

HPS_STM_EVENT

Port Name	Instance	Port bits	Route node type	Documentation
STM_EVENT		0-27	GOUT	TODO

HPS_TEST

Port Name	Instance	Port bits	Route node type	Documentation
CFG_DFX_BYPASS_ENABLE			GOUT	TODO
DFT_IN_FPGA_ATPG_EN			GOUT	TODO
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN		0-5	GOUT	TODO
DFT_IN_FPGA_AVSTRDCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_AVSTWRCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_BISTEN			GOUT	TODO
DFT_IN_FPGA_BIST_CPU_SI			GOUT	TODO
DFT_IN_FPGA_BIST_L2_SI			GOUT	TODO
DFT_IN_FPGA_BIST_NRST			GOUT	TODO
DFT_IN_FPGA_BIST_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_BIST_SE			GOUT	TODO

Table 18 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_CANTESTEN	0-1	. 511 5115	GOUT	TODO
DFT IN FPGA CFGTESTEN	0.1		GOUT	TODO
DFT_IN_FPGA_CTICLK_TESTEN			GOUT	TODO
DFT IN FPGA DBGATTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTESTEN			GOUT	TODO
DFT IN FPGA DBGTMTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTRTESTEN			GOUT	TODO
DFT IN FPGA DDR2XDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQTESTEN			GOUT	TODO
DFT_IN_FPGA_DLLNRST			GOUT	TODO
DFT_IN_FPGA_DLLUPDWNEN			GOUT	TODO
DFT_IN_FPGA_DLLUPNDN			GOUT	TODO
DFT_IN_FPGA_DQSUPDTEN		0-4	GOUT	TODO
DFT_IN_FPGA_ECCBYP			GOUT	TODO
DFT_IN_FPGA_EMACTESTEN	0-1		GOUT	TODO
DFT IN FPGA F2SAXICLK TESTEN			GOUT	TODO
DFT IN FPGA F2SPCLKDBG TESTEN			GOUT	TODO
DFT IN FPGA FMBHNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMCSREN			GOUT	TODO
DFT IN FPGA FMNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMPLNIOTRI			GOUT	TODO
DFT_IN_FPGA_GPIODBTESTEN			GOUT	TODO
DFT_IN_FPGA_HIOCLKIN0			GOUT	TODO
DFT_IN_FPGA_HIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANIN		0-1	GOUT	TODO
DFT_IN_FPGA_HIOSCLR			GOUT	TODO
DFT_IN_FPGA_IPSCCLK			GOUT	TODO
DFT_IN_FPGA_IPSCENABLE		0-11	GOUT	TODO
DFT_IN_FPGA_IPSCIN			GOUT	TODO
DFT_IN_FPGA_IPSCUPDATE			GOUT	TODO
DFT_IN_FPGA_L3MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L3MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L3SPTESTEN			GOUT	TODO
DFT IN FPGA L4MAINTESTEN			GOUT	TODO
DFT IN FPGA L4MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L4SPTESTEN			GOUT	TODO
DFT_IN_FPGA_LWH2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_MEM_CPU_SI			GOUT	TODO
DFT_IN_FPGA_MEM_L2_SI			GOUT	TODO
DFT_IN_FPGA_MEM_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_MEM_SE			GOUT	TODO
DFT_IN_FPGA_MPUL2RAMTESTEN			GOUT	TODO
DFT_IN_FPGA_MPUPERITESTEN			GOUT	TODO
DFT_IN_FPGA_MPUTESTEN			GOUT	TODO
DFT_IN_FPGA_MPU_SCAN_MODE			GOUT	TODO
DFT_IN_FPGA_MTESTEN			GOUT	TODO
DFT_IN_FPGA_NANDTESTEN			GOUT	TODO
		L		ues on nevt nage

Table 18 – continued from previous page

Table 18 – co				
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_NANDXTESTEN			GOUT	TODO
DFT_IN_FPGA_OCTCLKENUSR			GOUT	TODO
DFT_IN_FPGA_OCTCLKUSR			GOUT	TODO
DFT_IN_FPGA_OCTENSERUSER			GOUT	TODO
DFT_IN_FPGA_OCTNCLRUSR			GOUT	TODO
DFT_IN_FPGA_OCTS2PLOAD			GOUT	TODO
DFT_IN_FPGA_OCTSCANCLK			GOUT	TODO
DFT_IN_FPGA_OCTSCANEN			GOUT	TODO
DFT_IN_FPGA_OCTSCANIN			GOUT	TODO
DFT_IN_FPGA_OCTSERDATA			GOUT	TODO
DFT_IN_FPGA_OSC1TESTEN			GOUT	TODO
DFT_IN_FPGA_PIPELINE_SE_ENABLE			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS_SEL			GOUT	TODO
DFT_IN_FPGA_PLLTEST_INPUT_EN			GOUT	TODO
DFT_IN_FPGA_PLL_ADVANCE			GOUT	TODO
DFT_IN_FPGA_PLL_BG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BG_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BWADJ		0-11	GOUT	TODO
DFT_IN_FPGA_PLL_CLKF		0-12	GOUT	TODO
DFT_IN_FPGA_PLL_CLKOD		0-8	GOUT	TODO
DFT IN FPGA PLL CLKR		0-5	GOUT	TODO
DFT_IN_FPGA_PLL_CLK_SELECT	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_ENSAT	-		GOUT	TODO
DFT_IN_FPGA_PLL_FASTEN			GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESETALL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_EXT_SEL	-		GOUT	TODO
DFT_IN_FPGA_PLL_REG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_RESET	0-2		GOUT	TODO
DFT IN FPGA PLL REG TEST DRV			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_OUT			GOUT	TODO
DFT IN FPGA PLL REG TEST REP			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_SEL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_STEP	1 -		GOUT	TODO
DFT_IN_FPGA_PLL_TEST	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_TESTBUS_SEL	-	0-4	GOUT	TODO
DFT_IN_FPGA_PSTDQSENA			GOUT	TODO
DFT_IN_FPGA_QSPITESTEN			GOUT	TODO
DFT_IN_FPGA_S2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_SCANIN		0-389	GOUT	TODO
DFT IN FPGA SCAN EN		0 507	GOUT	TODO
DFT_IN_FPGA_SDMMCTESTEN			GOUT	TODO
DFT_IN_FPGA_SPIMTESTEN			GOUT	TODO
DFT_IN_FPGA_TEST_CKEN			GOUT	TODO
DFT_IN_FPGA_TEST_CLK			DCMUX	TODO
DFT_IN_FPGA_TEST_CLKOFF			GOUT	TODO
DIT_IN_ITOA_ILBI_CLROIT				TODO

Table 18 – continued from previous page

Table 18 – co				
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN			GOUT	TODO
DFT_IN_FPGA_USBMPTESTEN			GOUT	TODO
DFT_IN_FPGA_USBULPICLK_TESTEN		0-1	GOUT	TODO
DFT_IN_FPGA_VIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANIN			GOUT	TODO
DFT_IN_HPS_TESTMODE_N			GOUT	TODO
DFT_OUT_FPGA_BIST_CPU_SO			GIN	TODO
DFT_OUT_FPGA_BIST_L2_SO			GIN	TODO
DFT_OUT_FPGA_BIST_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_DLLLOCKED			GIN	TODO
DFT_OUT_FPGA_DLLSETTING		0-6	GIN	TODO
DFT_OUT_FPGA_DLLUPDWNCORE			GIN	TODO
DFT_OUT_FPGA_HIOCDATA3IN		0-44	GIN	TODO
DFT_OUT_FPGA_HIODQSOUT		0-4	GIN	TODO
DFT_OUT_FPGA_HIODQSUNGATING		0-4	GIN	TODO
DFT_OUT_FPGA_HIOOCTRT		0-4	GIN	TODO
DFT_OUT_FPGA_HIOSCANOUT		0-1	GIN	TODO
DFT_OUT_FPGA_IPSCOUT		0-4	GIN	TODO
DFT_OUT_FPGA_MEM_CPU_SO			GIN	TODO
DFT_OUT_FPGA_MEM_L2_SO			GIN	TODO
DFT_OUT_FPGA_MEM_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_OCTCLKUSRDFT			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RDN			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RUP			GIN	TODO
DFT_OUT_FPGA_OCTSCANOUT			GIN	TODO
DFT_OUT_FPGA_OCTSERDATA			GIN	TODO
DFT_OUT_FPGA_PLL_TESTBUS_OUT		0-2	GIN	TODO
DFT_OUT_FPGA_PSTTRACKSAMPLE		0-4	GIN	TODO
DFT_OUT_FPGA_PSTVFIFO		0-4	GIN	TODO
DFT_OUT_FPGA_SCANOUT_100_126		0-26	GIN	TODO
DFT_OUT_FPGA_SCANOUT_131_250		0-119	GIN	TODO
DFT_OUT_FPGA_SCANOUT_15_83		0-68	GIN	TODO
DFT_OUT_FPGA_SCANOUT_254_264		0-10	GIN	TODO
DFT_OUT_FPGA_SCANOUT_271_389		0-118	GIN	TODO
DFT_OUT_FPGA_SCANOUT_2_3		0-1	GIN	TODO
DFT_OUT_FPGA_VIOSCANOUT			GIN	TODO
DFX_IN_FPGA_T2_CLK			GOUT	TODO
DFX_IN_FPGA_T2_DATAIN			GOUT	TODO
DFX_IN_FPGA_T2_SCAN_EN_N			GOUT	TODO
DFX_OUT_FPGA_DATA		0-17	GIN	TODO
DFX_OUT_FPGA_DCLK			GIN	TODO
DFX_OUT_FPGA_OSC1_CLK			GIN	TODO
DFX_OUT_FPGA_PR_REQUEST			GIN	TODO
DFX_OUT_FPGA_S2F_DATA		0-31	GIN	TODO
DFX_OUT_FPGA_SDRAM_OBSERVE		0-4	GIN	TODO
DFX_OUT_FPGA_T2_DATAOUT		-	GIN	TODO
DFX_SCAN_CLK	1		GOUT	TODO
DFX_SCAN_DIN			GOUT	TODO
	1	<u> </u>		los en novt nogo

Table 18 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFX_SCAN_DOUT			GIN	TODO
DFX_SCAN_EN			GOUT	TODO
DFX_SCAN_LOAD			GOUT	TODO
F2S_CTRL			GOUT	TODO
F2S_JTAG_ENABLE_CORE			GOUT	TODO

HPS_TPIU_TRACE

Port Name	Instance	Port bits	Route node type	Documentation
TRACECLKIN			DCMUX	TODO
TRACECLK_CTL			GOUT	TODO
TRACE_DATA		0-31	GIN	TODO

2.4 Options

Name	Туре	Values	Default	Documentation
ALLOW_DEVICE_WIBEDIOUTPUT_ENABILE_DIS			f	TODO
COMPRESSION_DIS	S Bool	t/f	f	TODO
CRC_DIVIDE_ORDI	ERNum	• 0-8	0	TODO
CRC_ERROR_DETE	CBTON_EN	t/f	f	TODO
CVPCIE_MODE	Ram	0-3	0	TODO
CVP_CONF_DONE_		t/f	f	TODO
DEVICE_WIDE_RES	SHBIO <u>d</u> EN	t/f	f	TODO
DRIVE_STRENGTH	Ram	0-3	0	TODO
IDCODE	Ram	00-ff		TODO
IOCSR_READY_FROMo@ISR_DONE_EN		t/f	f	TODO
JTAG_ID	Ram	32 bits		TODO
NCEO_DIS	Bool	t/f	f	TODO
OCT_DONE_DIS	Bool	t/f	f	TODO
OPT_A	Ram	0000-ffff		TODO
OPT_B	Ram	64 bits		TODO
RELEASE_CLEARS	_BB65ORE_TRISTATE	S <u>t</u> ADIS	f	TODO
RETRY_CONFIG_O	N <u>B</u> GRIROR_EN	t/f	f	TODO
START_UP_CLOCK	Ram	00-ff	40	TODO

CHAPTER

THREE

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};
const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Enum	Туре	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
  char pcie, gxb, hmc;
  uint16_t io, gpio;
struct variant_info {
 const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- variant its associated variant_info
- · package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- gpio number of fpga-usable gpios

The Variant fields are:

- name name of the variant, for instance se120b
- die its associated die_info

- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile_sx, tile_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
std::string rn2s(rnode_t rn);
```

A rnode_t represents a note in the routing network. It is characterized by its type (rnode_type_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different

components. rnode_types_names gives the string representation for every rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                                    // Port node id
enum block type t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex,_
→int16_t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_
→t bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt (pnode_t pn);
constexpr uint32_t
constexpr int8_t
constexpr int16_t
pn2x (pnode_t pn);
pn2y (pnode_t pn);
pn2bi (pnode_t pn);
pn2bi (pnode_t pn);
pn2pi (pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode_t represents a port of a logical block. It is characterized by the block type (block_type_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port_type_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block_type_t value 0 is BNONE, the port_type_t value 0 is PNONE, and pnode_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode_t to rnode_t when needed. rnode_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route_all_active_links gives all current active connections. route_frontier_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Logic block management

The numerous xxx_get_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, ml0k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps_index_t enum.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };
enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;
struct bmux_setting_t {
 block_type_t btype;
 pos_t pos;
 bmux_type_t mux;
 int midx;
 int type;
 bool def;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
 std::vector<uint8_t> r;
};
int bmux_type(block_type_t btype, pos_t pos, bmux_type_t mux, int midx) const;
bool bmux_get(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_setting_
→t &s) const;
bool bmux_set(const bmux_setting_t &s);
bool bmux_m_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_type_t_
bool bmux_n_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint32_t s);
bool bmux_b_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bool s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint64_t s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, const_
std::vector<bmux_setting_t> bmux_get() const;
```

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), booolean (MT_BOOL) and ram (MT_RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.7 Inverters management

```
struct inv_setting_t {
    rnode_t node;
    bool value;
    bool def;
};

std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.8 Pin/package management

```
enum pin_flags_t : uint32_t {
  PIN_IO_MASK = 0x00000007,
 PIN_DPP = 0x00000001, // Dedicated Programming Pin
PIN_HSSI = 0x00000002, // High Speed Serial Interface input
PIN_JTAG = 0x00000003, // JTAG
PIN_GPIO = 0x00000004, // General-Purpose I/O
  PIN_HPS = 0x00000008, // Hardware Processor System
  PIN_DIFF_MASK = 0x00000070,
  PIN_DM = 0x00000010,
PIN_DQS = 0x00000020,
  PIN_DQS_DIS = 0x00000030,
  PIN_DQSB = 0x00000040,
  PIN\_DQSB\_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00,
  PIN\_DO\_NOT\_USE = 0x00000100,
  PIN\_GXP\_RREF = 0x00000200,
  PIN_NC = 0x00000300,

PIN_VCC = 0x00000400,
  PIN_VCCL_SENSE = 0x00000500,
  PIN_VCCN = 0x00000600,
  PIN_VCCPD = 0x0000700,
PIN_VREF = 0x00000800,
PIN_VSS = 0x0000900,
  PIN_VSS_SENSE = 0x00000a00,
};
struct pin_info_t {
  uint8_t x;
  uint8_t y;
  uint16_t pad;
  uint32_t flags;
  const char *name;
```

(continued from previous page)

```
const char *function;
const char *io_block;
double r, c, 1, length;
int delay_ps;
int index;
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
```

The pin_info_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire
- delay_ps usual signal transmission delay is ps
- index pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The pin_find_pos method looks up a pin from a gpio tile/index combination.

3.9 Options

```
struct opt_setting_t {
   bmux_type_t mux;
   bool def;
   int type;
   uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
   std::vector<uint8_t> r;
};

int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.9. Options 117

3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generats a rbf from the current state.

CHAPTER

FOUR

THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

```
mistral-cv bels <model>
```

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

```
mistral-cv comp <file.bt> <file.rbf>
```

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

```
mistral-cv diff <model> <file1.rbf> <file2.rbf>
```

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

CHAPTER

FIVE

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory. The exception is the routing data that is converter to compressed binary and put in the gdata directory. All the conversions are done with python programs and shell scripts in the tools directory.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001 

→3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.

$\ightarrow$004.0003$
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

The python script routes-to-bin.py loads this file and generated a compressed binary version in gdata which matches the rmux structure. The script mkroutes.sh generates it for all die types.

5.3 Block muxes

The lists of block muxes and options muxes are independant of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and: indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by 'l', or they're set as one set per line start with an indented '*'.

The lab, mlok, mlok, mlok, mlok and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.4. Logic blocks