Mistral documentation

Release 1.0

CONTENTS

1	The (Cyclone V FPGA The FPGAs	1
	1.1		1 2
	1.2	Bitstream stucture	2
	1.3	Routing network	3
	1.4	Programmable inverters	3
	1.5	riogrammable miverters	3
2	Cyclo	oneV internals description	5
	2.1	Routing network	5
	2.2	Inner logic blocks	6
	2.3		20
	2.4	Options	13
3	Cyclo	oneV library usage	15
	3.1	Library structure	
	3.2	Packages	
	3.3	Model information	
	3.4	pos, rnode and pnode	
	3.5	Routing network management	
	3.6	Logic block management	
	3.7	Inverters management	20
	3.8	Pin/package management	20
	3.9	Options	21
	3.10	Bitstream management	22
4	Thor	mistral-cv command-line program 1	23
7	4.1	models	
	4.2	routes	
	4.3	routes2	
	4.4	cycle	
	4.5	bels	
	4.6	decomp	
	4.7	comp	
	4.8	diff	
5			25
	5.1	Structure	
	5.2	Routing data	
	5.3	Block muxes	
	5.4	Logic blocks	27

5.5	Inverters	127
5.6	Forced-1 bits	127
5.7	Packages	127
5.8	Models	127

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

1.2 Bitstream stucture

The bitstream is built from three rams:

- Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: * Boolean * Symbolic, where the choice is between alphanumeric states * Numeric, where the choice is between a fixed set of numeric value * Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

CYCLONEV INTERNALS DESCRIPTION

2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter.

2.2 Inner logic blocks

2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Carry and share chain in the order lab (x, y+1) cell $9 \rightarrow \text{cells } 0-9 \rightarrow \text{lab } (x, u-1)$ cell 0. The BTO, TTO and BYPASS muxes control the connections in between 5-cell blocks.




Fig. 1: The part of the LAB shared by all ten cells that generates the common signals.

Name	Instance	Туре	Values	Default	Documentation
ARITH_SEL	0-9	Mux	• adder • lut	lut	Select whether the data input of the FF is the LUTs or the adder
BCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	Select the clock input to the two bottom FFs

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
BCLR_SEL	0-9	Num	• 0-1	0	Select the aclr input to the two bottom FFs
BDFF0	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
BDFF1	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
BDFF1L	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
BEF_SEL	0-9	Mux	• e • f	e	Select which in- put goes to the sdata input of the two bottom FFs
BPKREG0	0-9	Bool	t/f	f	Force the top FF of the bottom half to get its in- put from tef_sel
BPKREG1	0-9	Bool	t/f	f	Force the bottom FF of the bottom half to get its input from tef_sel
BSCLR_DIS	0-9	Bool	t/f	f	Disable sync clear for the bottom half
BSLOAD_EN	0-9	Bool	t/f	f	Select whether to enable the sync load line of the two bottom FFs
B_FEEDBACK_	\$HI -9	Num	• 0-1	0	Select which of the FFs goes to the bottom feed- back line
LUT_MASK	0-9	Ram	64 bits	0	LUT values, A has bits 0-15, B 16-23, C 24-31, D 32-47, E 48- 55. F 56-63

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
MODE	0-9	Mux	• 15 • 15_ft	16	Connectivity mode of the cell
			• 15_fb • 15_ftb • 16		
			• 16_ft • 16_fb • 16_ftb		
			• 17_e0 • 17_e0_ft • 17_e0_fb • 17_e0_ftb		
			• 17_e1 • 17_e1_ft • 17_e1_fb • 17_e1_ftb		
SHARE	0-9	Bool	t/f	f	Route the share
					line to the addition
TCLK_SEL	0-9	Mux	• off • clk0	off	Select the clock input to the two top FFs
			• clk1 • clk2		
TCLR_SEL	0-9	Num	• 0-1	0	Select the aclr input to the two top FFs
TDFF0	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TDFF1	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TDFF1L	0-9	Mux	• reg • nlut	reg	Select between LUT and FF for that output
TEF_SEL	0-9	Mux	• e • f	e	Select which in- put goes to the sdata input of
TPKREG0	0-9	Bool	t/f	f	the two top FFs Force the top FF
11 KKEUU	0-9	DUUI	VI		of the top half to get its input
					from tef_sel

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
TPKREG1	0-9	Bool	t/f	f	Force the bot-
					tom FF of the
					top half to get
					its input from tef_sel
TSCLR_DIS	0-9	Bool	t/f	f	Disable sync
ISCLK_DIS	0-9	Bool	V1	1	clear for the top
					half
TSLOAD_EN	0-9	Bool	t/f	f	Select whether
					to enable the
					sync load line of
					the two top FFs
T_FEEDBACK_	_ SB0 -9	Num		0	Select which of
			• 0-1		the FFs goes to
					the top feedback
					line
ACLR0_INV		Bool	t/f	f	Optional in-
					verter for
					asynchronous clear 0
ACLR0_SEL		Mux		gin1	Selects between
ACLICO_SLL		With	• gin1	giiii	clock and data
			• clki2		for async clear 0
			J		Tor asyme crear s
ACLR1_INV		Bool	t/f	f	Optional in-
					verter for
					asynchronous
					clear 1
ACLR1_SEL		Mux		gin0	Selects between
			• gin0		clock and data
			• clki3		for async clear 1
BTO_DIS		Do al			
מוע_טומ	1		+/f	f	When disabled
		Bool	t/f	f	When disabled,
		Bool	t/f	f	allows carry
		Bool	t/f	f	allows carry in/share in from
		BOOI	t/f	f	allows carry
BYPASS_DIS		Bool	t/f	f	allows carry in/share in from local cell 4 into
BYPASS_DIS					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half
BYPASS_DIS					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom
BYPASS_DIS					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of
BYPASS_DIS					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of the cells for the
BYPASS_DIS					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share
BYPASS_DIS					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs
BYPASS_DIS					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO
		Bool	t/f	t	allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too)
BYPASS_DIS CLK0_INV					allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too) Optional in-
		Bool	t/f	t	allows carry in/share in from local cell 4 into local cell 5 Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too)

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CLK0_SEL		Mux		clka	Selects between
			• clka		the two inter-
			• clkb		medaite clock
					lines for clock 0
CLK1_INV		Bool	t/f	f	Optional in-
					verter for clock
					1
CLK1_SEL		Mux		clka	Selects between
			• clka		the two inter-
			• clkb		medaite clock
					lines for clock 1
CLK2_INV		Bool	t/f	f	Optional in-
					verter for clock
					2
CLK2_SEL		Mux		clka	Selects between
			• clka		the two inter-
			• clkb		medaite clock
					lines for clock 2
CLKA_SEL		Mux		clki0	Selects between
			• clki0		clock and data
			• gin2		for the clka in-
					termediate line
CLKB_SEL		Mux		clki1	Selects between
			• clki1		clock and data
			• gin3		for the clkb in-
					termediate line
DFT_MODE		Mux		on	TODO
			• off		
			• on		
			• dft_pprog		
			10		
EN0_EN		Bool	t/f	t	Enables the en-
					able 0 line (else
					always on)
EN0_NINV		Bool	t/f	t	Optional in-
					verter for enable
ENIO GEI		116			0
EN0_SEL		Mux		gin1	Source selection
			• gin1		for enable 0
			• gin3		
EN1_EN		Bool	t/f	t	Enables the en-
EINI_EIN		DOOL	V1	t	
					able 1 line (else always on)
EN1_NINV		Bool	t/f	+	
EINI_INIIN A		DOOL	V1	t	Optional inverter for enable
					verter for enable
					atinuos on novt pago

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
EN1_SEL		Mux		gin3	Source selection
_			• gin0		for enable 1
			• gin3		
EN2_EN		Bool	t/f	t	Enables the en-
					able 2 line (else
					always on)
EN2_NINV		Bool	t/f	t	Optional in-
					verter for enable
					2
EN_SCLK_LOA	AD_WHAT	Bool	t/f	f	Unclear, possi-
					bly source se-
					lection for en-
					able 2
REGSCAN_LAT	rch_en	Bool	t/f	f	TODO
SCLR_INV		Bool	t/f	f	Optional in-
					verter for
					synchronous
					clear
SCLR_MUX		Mux		gin3	Source selection
			• gin3		for sync clear,
			• gin2		possibly more
					subtle (interac-
					tion with en2
CLOAD INV		D = =1	t/f	4	and sload)
SLOAD_INV		Bool	VI	t	Optional inverter for
					verter for synchronous
					load
SLOAD_SEL		Mux		gin0	Source selection
SLOAD_SEL		IVIUX	• gin0	giiio	for sync load,
			• gin3		possibly more
			giiis		subtle (interac-
					tion with en2
					and sclr)
TTO_DIS		Bool	t/f	f	When disabled,
110_210		2001			allows carry
					in/share in from
					the lab at (x,
					y+1) cell 9 into
					local cell 0
			1		10001 0011 0




Fig. 2: One of the 10 cells of the LAB.




Fig. 3: The 16 possible interconnection modes.

Port	In-	Port	Route	Documentation
Name	stance	bits	node type	
A	0-9		GOUT	Data input to the lab cell
ACLR		0-1	TCLK	Common clock inputs for asynchronous clear of the FFs
В	0-9		GOUT	Data input to the lab cell
С	0-9		GOUT	Data input to the lab cell
CLKIN		0-1	TCLK	Common clock inputs for clocking of the FFs
D	0-9		GOUT	Data input to the lab cell
DATAIN		0-3	GOUT	Common data inputs for enables, sync clear and load
E0	0-9		GOUT	Data input to the lab cell
E1	0-9		GOUT	Data input to the lab cell
F0	0-9		GOUT	Data input to the lab cell
F1	0-9		GOUT	Data input to the lab cell
FFB0	0-9		GIN	Output from either the top FF of the bottom hslf of the lab cell or the
				bottomlut to data routing
FFB1	0-9		GIN	Output from either the bottom FF of the bottom hslf of the lab cell or
				the bottom lut to data routing
FFB1L	0-9		LD	Output from either the bottom FF of the bottom hslf of the lab cell or
				the bottom lut to local dispatch
FFT0	0-9		GIN	Output from either the top FF of the top hslf of the lab cell or the top
				lut to data routing
FFT1	0-9		GIN	Output from either the bottom FF of the top hslf of the lab cell or the
				top lut to data routing
FFT1L	0-9		LD	Output from either the bottom FF of the top hslf of the lab cell or the
				top lut to local dispatch

2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

TODO: address/data wiring in RAM/ROM mode.

Name	Instance	Туре	Values	Default	Documentation
MADDG_VOLTA	(GE	Mux	• vccl • vcchg	vccl	TODO
MCRG_VOLTAG	E	Mux	• vcchg • vccl	vcchg	TODO
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LATO	CH_EN	Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE_	LENGTH	Num	• 500 • 650 • 800 • 950	500	TODO

2.2.3 DSP

The DSP blocks provide a multiply-adder with either three 9x9, two 18x18 or one 27x27 multiply, and the 64-bits accumulator. Its large number of inputs and output makes it span two tiles vertically.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Туре	Values	Default	Documentation
ACC_INV	Bool	t/f	f	TODO
AX_SIGNED	Bool	t/f	f	TODO
AY_SIGNED	Bool	t/f	f	TODO
BX_SIGNED	Bool	t/f	f	TODO
BY_SIGNED	Bool	t/f	f	TODO
CASCADE_1ST_EN	Bool	t/f	f	TODO
CASCADE_EN	Bool	t/f	f	TODO
CE_SMUX0_FORCE	Bool	t/f	f	TODO
CE_SMUX0_INV	Bool	t/f	f	TODO
CE_SMUX1_FORCE	Bool	t/f	f	TODO
CE_SMUX1_INV	Bool	t/f	f	TODO
CE_SMUX2_FORCE	Bool	t/f	f	TODO
CE_SMUX2_INV	Bool	t/f	f	TODO
CHAIN_OUTPUT_E	NBool	t/f	f	TODO
CLK_AX17_SEL	Num		0	TODO
		• 0-2		
CLK_AYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_BX17_SEL	Num		0	TODO
		• 0-2		
CLK_BYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_DYN_CTRL_S	ENum		0	TODO
		• 0-2		
CLK_OPREG_SEL	Num		0	TODO
		• 0-2		
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK_SMUX0_SEL	Mux		labclk0	TODO
		• labclk0		
		• lsim6		
CLK_SMUX1_SEL	Mux		labclk1	TODO
		• labclk1		
		• lsim8		
CLK_SMUX2_INV	Bool	t/f	f	TODO

Table 2 – continued from previous page

Name	Туре	Values	Default	Documentation
CLK_SMUX2_SEL	Mux		labclk2	TODO
		• labclk2		
		• 1sim0		
COEF_H	Ram	144 bits	0	TODO
COEF_INPUT_EN	Bool	t/f	f	TODO
COEF_L	Ram	144 bits	0	TODO
DEC_INV	Bool	t/f	f	TODO
DELAY_CASCADE	ABYodEN	t/f	f	TODO
DELAY_CASCADE	BB/odEN	t/f	f	TODO
DFT_CLK_DIS	Bool	t/f	t	TODO
DFT_ITG_EN	Bool	t/f	f	TODO
DFT_TDF_EN	Bool	t/f	f	TODO
DOUBLE_ACC_EN	Bool	t/f	f	TODO
IDIREG_ACC_CTRI	Mux		bypass	TODO
		• bypass		
		• reg		
IDIREG_DEC_CTRI	Mux		bypass	TODO
		 bypass 		
		• reg		
IDIREG_PRELOAD	CNTRoL		bypass	TODO
		 bypass 		
		• reg		
IDIREG_SUB	Mux		bypass	TODO
		 bypass 		
		• reg		
INREG_CTRL_AX	Mux		bypass	TODO
		• bypass		
		• reg		
INDEC CEDI AV) N		1	TODO
INREG_CTRL_AY	Mux	hymasa	bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_AZ	Mux		bypass	TODO
INKLO_CIKL_AZ	IVIUA	• bypass	Uypass	1000
		• reg		
		108		
INREG_CTRL_BX	Mux		bypass	TODO
		• bypass	JPass	
		• reg		
INREG_CTRL_BY	Mux		bypass	TODO
		• bypass	- J F J	
		• reg		
	I	1	L	continues on poyt page

Table 2 – continued from previous page

Name	Туре	Values	Default	Documentation
INREG_CTRL_BZ	Mux		bypass	TODO
		• bypass		
		• reg		
MODE	Mux		two_18x19	TODO
		• three_9x9		
		• two_18x19		
		• one_27x27		
		•	10	
		sum_of_2_182	(19	
		• 10 10 -1	26	
		one_18x18_pl	us_36	
NCLR0_INV	Bool	t/f	f	TODO
NCLR0_SEL	Mux	W.1	labclk3	TODO
1,0210_022	171471	• labclk3		1020
		• lsim2		
NCLR1_INV	Bool	t/f	f	TODO
NCLR1_SEL	Mux		labclk4	TODO
		• labclk4		
		• lsim3		
OREG_CTRL	Mux		bypass	TODO
		• bypass		
		• reg		
PARTIAL_RECONF	ICREM	t/f	f	TODO
PREADDER_EN	Mux	V1	off	TODO
I KEADDEK_EN	IVIUA	• off	OII	1000
		• add		
		• sub		
		SuU		
PRELOAD	Ram	00-3f	0	TODO
PRELOAD_INV	Bool	t/f	f	TODO
PROGINV	Ram	108 bits	0	TODO
SUB_INV	Bool	t/f	f	TODO
SYSTOLIC_REG_E	N Bool	t/f	f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-4	TCLK	TODO
DATAIN		0-127	GOUT	TODO
DATAOUT		0-73	GIN	TODO

2.2.4 M10K

The M10K blocks provide $10240 \ (256*40)$ bits of dual-ported rom or ram.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
A_ADDCLR_EN		Bool	t/f	f	TODO
A_DATA_FLOW	THRU	Bool	t/f	f	TODO
A_DATA_WIDTI	I	Num	• 1-2 • 5 • 10 • 20 • 40	40	TODO
A_DMY_PWDW	N	Ram	0-f	6	TODO
A_FAST_READ		Bool	t/f	f	TODO
A_FAST_WRITE		Mux	• off • fast • slow	off	TODO
A_OUTCLR_EN		Mux	• off • reg • lat	off	TODO
A_OUTEN_DEL	AY	Ram	0-7	1	TODO
A_OUTEN_PUL		Ram	0-3	3	TODO
A_OUTPUT_SEI		Mux	• async • reg	async	TODO
A_SAEN_DELA	Y	Ram	0-7	0	TODO
A_SA_WREN_D		Ram	0-3	0	TODO
A_WL_DELAY		Ram	0-3	1	TODO
A_WR_TIMER_	PULSE	Ram	00-1f	06	TODO
BIST_MODE		Bool	t/f	f	TODO
BOT_1_ADDCL	R_SEL	Num	• 0-1	0	TODO
BOT_1_CORECI	K_SEL	Num	• 0-1	0	TODO
BOT_1_INCLK_	SEL	Num	• 0-1	0	TODO
BOT_1_OUTCLI	C_SEL	Num	• 0-1	0	TODO
-	•	•		continu	ues on nevt nage

Table 3 – continued from previous page

Name Instance	Type	Values	Default	Documentation
BOT_1_OUTCLR_SEL	Num	Valado	0	TODO
	T (dill	• 0-1		1020
BOT_CE0_INV	Bool	t/f	f	TODO
BOT_CE0_SEL	Num		0	TODO
		• 0-1		
BOT_CE1_INV	Bool	t/f	f	TODO
BOT_CE1_SEL	Num		0	TODO
		• 0-1		
BOT_CLK_INV	D 1	t/f	f	TODO
BOT_CLK_INV BOT_CLK_SEL	Bool Num	V1	0	TODO
BOI_CLK_SEL	Nulli	• 0-1	U	1000
		0-1		
BOT_CLR_INV	Bool	t/f	f	TODO
BOT CLR SEL	Num	U1	0	TODO
	1 (4111	• 0-1		1020
BOT_CORECLK_SEL	Num		0	TODO
		• 0-2		
BOT_INCLK_SEL	Num		0	TODO
		• 0-2		
Dom overgy to dry				mor o
BOT_OUTCLK_SEL	Num	. 0.1	0	TODO
		• 0-1		
BOT_R_INV	Bool	t/f	f	TODO
BOT_R_SEL	Num	01	0	TODO
BOT_R_SEE	1 vain	• 0-2		1000
BOT_W_INV	Bool	t/f	f	TODO
BOT_W_SEL	Num		0	TODO
		• 0-2		
B_ADDCLR_EN	Bool	t/f	f	TODO
B_DATA_FLOW_THRU	Bool	t/f	f	TODO
B_DATA_WIDTH	Num	1.0	1	TODO
		• 1-2 • 5		
		• 10		
		• 20		
		• 40		
B_DMY_DELAY	Ram	0-3	1	TODO
B_DMY_DELAY	Ram	0-3	1	TODO
B_DMY_PWDWN	Ram	0-f	6	TODO
B_FAST_READ	Bool	t/f	f	TODO

Table 3 – continued from previous page

Name Instance	Type	Values	Default	Documentation
B_FAST_WRITE	Mux		off	TODO
		• off		
		• fast		
		• slow		
		310 11		
B_OUTCLR_EN	Mux		off	TODO
		• off		
		• reg		
		• lat		
B_OUTEN_DELAY	Ram	0-7	1	TODO
B_OUTEN_PUL\$E	Ram	0-3	3	TODO
B_OUTPUT_SEL	Mux		async	TODO
		• async		
		• reg		
B_SAEN_DELAY	Ram	0-7	0	TODO
B_SA_WREN_DELAY	Ram	0-3	0	TODO
B_WL_DELAY	Ram	0-3	1	TODO
B_WR_TIMER_PULSE	Ram	00-1f	06	TODO
DISABLE_UNUSED	Bool	t/f	t	TODO
ITG_LFSR	Bool	t/f	f	TODO
PACK_MODE	Bool	t/f	f	TODO
PR_EN	Bool	t/f	f	TODO
TDF_ATPG	Bool	t/f	f	TODO
TEST_MODE_OFF	Bool	t/f	t	TODO
TOP_ADDCLR_\$EL	Num		0	TODO
		• 0-1		
TOD CEO DIV	D 1	4/6		TODO
TOP_CE0_INV	Bool	t/f	f	TODO
TOP_CE0_SEL	Num	. 0.1	0	TODO
		• 0-1		
TOP_CE1_INV	Bool	t/f	f	TODO
TOP_CE1_INV TOP_CE1_SEL	Num	V1	0	TODO
TOF_CET_SEL	Nulli	• 0-1	U	1000
		V-1		
TOP_CLK_INV	Bool	t/f	f	TODO
TOP_CLK_SEL	Num	U I	0	TODO
	1,0111	• 0-1		1000
TOP_CLR_INV	Bool	t/f	f	TODO
TOP_CLR_SEL	Num		0	TODO
		• 0-1		
TOP_CORECLK_SEL	Num		0	TODO
		• 0-2		
			1	otinuos on novt pago

Table 3 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
TOP_INCLK_SE	L	Num		0	TODO
			• 0-2		
TOP_OUTCLK_	\$EL	Num		0	TODO
			• 0-1		
TOD OUTCLD		NI			TODO
TOP_OUTCLR_	SEL	Num	• 0-1	0	TODO
			0-1		
TOP_R_INV		Bool	t/f	f	TODO
TOP_R_SEL		Num		0	TODO
TOT_IC_SEE		1 (6111	• 0-2		1020
TOP_W_INV		Bool	t/f	f	TODO
TOP_W_SEL		Num		0	TODO
			• 0-2		
TRUE_DUAL_P	ФRT	Bool	t/f	f	TODO
RAM	0-255	Ram	40 bits	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-5	TCLK	TODO
DATAIN		0-83	GOUT	TODO
DATAOUT		0-39	GIN	TODO

2.3 Peripheral logic blocks

2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
IOCSR_STD	0-3	Mux	nvr_highnvr_lowvrdis	nvr_high	TODO
	_ 0 - B CLE_DELAY_		t/f	f	TODO
OUTPUT_DUTY	_ 0% CLE_DELAY_	_PSum	• 0 • 50 • 100 • 150	0	TODO
OUTPUT DUTY	_ 0 -\(\mathbb{G}\)CLE_DELAY_	RBS&I	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin • pll	codin	TODO
SLEW_RATE_SI	.00\\\3	Bool	t/f	f	TODO
TERMINATION_		Mux	• regio • rupdn	regio	TODO
TERMINATION	CONTROL_SHIFT	Bool	t/f	f	TODO
TERMINATION_	MODE	Mux	• pds • rs_static • rt_pds_dyna • rt_rs_dynan • rt_static		TODO
USE_BUS_HOLI	0 0-3	Bool	t/f	f	TODO
USE_OPEN_DRA		Bool	t/f	f	TODO
USE_PCI_DIODI		Bool	t/f	f	TODO
USE_WEAK_PU		Bool	t/f		TODO
DRIVE_STRENC	71043	Mux	• off • prog_gnd • prog_pwr • lvds_1r • lvds_3r • v3p0_pci_p • v3p0_lvttl_• • v3p0_lvttl_• • v3p0_lvttl_• • v3p0_lvttl_•	4ma 8ma 12ma 16ma	TODO
2.3. Peripheral l	ogic blocks		v3p0_lvcmo v3p0_lvcmo		21

Port Name	Instance	Port bits	Route node type	Documentation
ACLR	0-3		GOUT	TODO
BSLIPMAX	0-3		GIN	TODO
CEIN	0-3		GOUT	TODO
CEOUT	0-3		GOUT	TODO
CLKIN_IN	0-3	0-1	DCMUX	TODO
CLKIN_OUT	0-3	0-1	DCMUX	TODO
DATAIN	0-3	0-3	GOUT	TODO
DATAOUT	0-3	0-4	GIN	TODO
OEIN	0-3	0-1	GOUT	TODO
SCLR	0-3		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
ACLR	0-3		<	HMC:PHYDDIOADDRACLR	TODO
ACLR	1		<	HMC:PHYDDIOBAACLR	TODO
ACLR	2		<	HMC:PHYDDIOCASNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOCKEACLR	TODO
ACLR	0-1		<	HMC:PHYDDIOCSNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOODTACLR	TODO
ACLR	3		<	HMC:PHYDDIORASNACLR	TODO
ACLR	2		<	HMC:PHYDDIORESETNACLR	TODO
ACLR	2		<	HMC:PHYDDIOWENACLR	TODO
COMBOUT	0		>	CMUXCR:CLKPIN	TODO
COMBOUT	1		>	CMUXCR:NCLKPIN	TODO
COMBOUT	0		>	CMUXHG:CLKPIN	TODO
COMBOUT	1		>	CMUXHG:NCLKPIN	TODO
COMBOUT	0		>	CMUXHR:CLKPIN	TODO
COMBOUT	1		>	CMUXHR:NCLKPIN	TODO
COMBOUT	0		>	CMUXVG:CLKPIN	TODO
COMBOUT	1		>	CMUXVG:NCLKPIN	TODO
COMBOUT	0		>	CMUXVR:CLKPIN	TODO
COMBOUT	1		>	CMUXVR:NCLKPIN	TODO
COMBOUT	0		>	FPLL:CLKIN	TODO
COMBOUT	2		>	FPLL:ZDB_IN	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIOADDRDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOBADOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOCASNDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIOCKDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOCKEDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIOCKNDOUT	TODO
DATAIN	0-1	0-3	<	HMC:PHYDDIOCSNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIODMDOUT	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIODQDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIODQSBDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIODQSDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOODTDOUT	TODO
DATAIN	3	0-3	<	HMC:PHYDDIORASNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIORESETNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOWENDOUT	TODO
	0-3	0-3	>	HMC:DDIOPHYDQDIN	TODO

Table 4 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
OEIN	0-3	0-1	<	HMC:PHYDDIODQOE	TODO
OEIN	1	0-1	<	HMC:PHYDDIODQSBOE	TODO
OEIN	0	0-1	<	HMC:PHYDDIODQSOE	TODO
PLLDIN	3		<	FPLL:EXTCLK	TODO

2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDR_DQS_DE	LAY_CHAIN_LEN	CREath	0-3	0	TODO
DELAY_CHAIN_	CONTROL_INPU	ГМих		dll1in	TODO
			• dll1in • dll2in		
			• core_in		
			• sel_0		
	LATCHES_BYPA		t/f	f	TODO
	NOVRD_REG_EN	Bool	t/f	f	TODO
	NOVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID7	ГН	Num		8	TODO
			• 0		
			• 8		
			• 16		
			• 32		
DOS DELAY CI	HAIN_PWDOWN_	DRADEE DIS	t/f	t	TODO
	HAIN PWDOWN		t/f	f	TODO
	HAIN_RB_ADDI_I	1	t/f	f	TODO
DOS DELAY CH		Ram	0-3	3	TODO
	HAIN_TWO_DLY_		t/f	t	TODO
DOS ENABLE S		Mux		combi pst	TODO
			•	_r · ·	
			combi_pst		
			• pst		
			• ht_pst		
			• pst_ena		
	RANSFER_NEG_E		t/f	f	TODO
DQS_POSTAMB		Bool	t/f	f	TODO
DQS_POSTAMB	LE_NEJ_SEL	Mux		cff	TODO
			• cff		
			• ip_sc		
DQS_PWR_SVG	EN	Bool	t/f	t	TODO
HR_CLK_PST_I		Bool	t/f	t	TODO

Table 5 – continued from previous page

Name Instance	able 5 – continued Type	Values	Default	Documentation
HR_CLK_PST_SEL	Mux	values	seq_hr_clk	TODO
HR_CLR_FS1_SEL	Mux	• dqs_clkout	seq_nr_cik	1000
		seq_hr_clk		
PST_DQS_CLK_INV_PHASE_INV		t/f	f	TODO
PST_DQS_CLK_INV_PHASE_SEL	Mux	• cff • ip_sc	cff	TODO
PST_DQS_DELAY_CHAIN_LENG	TR am	0-3	0	TODO
PST_USE_PHASECTRLIN	Bool	t/f	f	TODO
RBT_BYPASS_VAL	Ram	0-1	0	TODO
RBT_NEJ_OCT_HALFT_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_INV	Bool	t/f	f	TODO
RB_2X_CLK_OCT_EN	Bool	t/f	f	TODO
RB_2X_CLK_OCT_INV	Bool	t/f	f	TODO
RB_ACLR_LFIFO_EN	Bool	t/f	f	TODO
RB_ACLR_PST_EN	Bool	t/f	f	TODO
RB_BYP_OCT_\$EL	Mux	• combi • reg • reg_2x • bypass_val	bypass_val	TODO
RB_CLK_AC_EN	Bool	t/f	f	TODO
RB_CLK_AC_INV	Bool	t/f	t	TODO
RB_CLK_DQ_EN	Bool	t/f	f	TODO
RB_CLK_HR_EN	Bool	t/f	f	TODO
RB_CLK_OP_EN	Bool	t/f	f	TODO
RB_CLK_OP_SEL	Mux	• clk0 • delay_clk	clk0	TODO
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_FR_CLK_OCT_SEL	Mux	• clk_out_1 • seq_hr_clk	clk_out_1	TODO
RB_HR_BYPASS_CFF_EN	Bool	t/f	t	TODO

Table 5 – continued from previous page

Name Instance	Type	Values	Default	Documentation
RB_HR_BYPASS_SEL_IPEN	Mux	raidoo	cff	TODO
		• cff		
		• ip_sc		
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_HR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		• 1 11		
		seq_hr_clk		
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f	t	TODO
RB_LFIFO_OCT_EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
DD T11 UNICATING CEL CEE	D	00-1f	0	TODO
RB_T11_UNGATING_SEL_CFF RB_T11_UNGATING_SEL_IPEN	Ram	00-11	cff	TODO
RB_III_UNGAIING_SEL_IPEN	Mux	• cff	CII	1000
		• ip_sc		
		1P_50		
RB_T7_DQS_SEL_DQS_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T7_SEL_IREG_CFF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_IPEN	Mux	- CC	cff	TODO
		• cff		
		• ip_sc		
RB_VFIFO_EN	Bool	t/f	f	TODO
RDFT ITG XOR EN	Bool	t/f	f	TODO
RXCLK_01_SEL	Ram	0-1	0	TODO
RXCLK_45_SEL	Ram	0-1	0	TODO
RXCLK_89_SEL	Ram	0-1	0	TODO
RXCLK_CD_SEL	Ram	0-1	0	TODO
TXCLK_23_SEL	Ram	0-1	0	TODO
TXCLK_67_SEL	Ram	0-1	0	TODO
TXCLK_AB_SEL	Ram	0-1	0	TODO
TXCLK_EF_SEL	Ram	0-1	0	TODO

Table 5 – continued from previous page

Name	Instance	able 5 – continued	Values	Default Default	Documentation
UPDATE_ENABI		Type Mux	values		TODO
UPDATE_ENABI	LE_INPUI	Mux	• sel1 • sel2 • core • sel0	sel1	TODO
BITSLIP_CFG	0-15	Num	• 1-11	1	TODO
CE_OEREG_TIE		Bool	t/f	f	TODO
CE_OUTREG_TI		Bool	t/f	f	TODO
DDIO_OE_EN	0-15	Bool	t/f	f	TODO
DQS_CLK_SEL	0-15	Mux	• clkout0 • dq_clk • dqs_clk • addr_clk	clkout0	TODO
FIFO_MODE_SE		Mux	fifo_hr_mod fifo_fr_mod bitslip_mod des_bs_inpu des_io_inpu ser_output	de le ut ut	TODO
FIFO_RCLK_IPE	N0-15	Mux	• cff • ip_sc	cff	TODO
FIFO_RCLK_SEI		Mux	• clkin1 • dqs_clk • seq_hr_clk • vcc	vec	TODO
INPUT_PATH_CI	E <u>O</u> AN15	Bool	t/f	f	TODO

Table 5 – continued from previous page

Name Instance	Type	Values Default	Documentation
INPUT_REG0_SEI0-15	Mux	sel_bypass	TODO
		•	
		sel_bypass	
		sel_group_fifo0	
		•	
		sel_cdatamxin0	
		sel_cdatamxin5	
		561_6444444	
INPUT_REG1_SEI0-15	Mux	sel_bypass	TODO
		• sel_bypass	
		• Sei_Oypass	
		sel_group_fifo1	
		• sel_cdatamxin1	
		sei_cdatamxiiii	
		sel_cdatamxin6	
DIDITE DEGO GEO 15	26		TODO
INPUT_REG2_SEI0-15	Mux	sel_bypass	TODO
		sel_bypass	
		•	
		sel_group_fifo2	
		sel_cdatamxin2	
		•	
		sel_cdatamxin7	
INPUT_REG3_SEI0-15	Mux	sel_bypass	TODO
		•	
		sel_bypass	
		sel_group_fifo3	
		•	
		sel_cdatamxin3	
		sel_cdatamxin8	
INPUT_REG4_SEI0-15	Mux	sel_bypass	TODO
		• sel_bypass	
		•	
		sel_locked_dpa	
		• sel_cdatamxin4	
		•	
		sel_cdatamxin9	
INDEC DOWED INDECEMENT	Dom	0.1	TODO
INREG_POWER_UP1_\$TATE	Ram	0-1 0	TODO

Table 5 – continued from previous page

Nome			trom previous pag	•	Decumentation
Name	Instance	Type	Values	Default	Documentation
INREG_SCLR_E		Bool	t/f	f	TODO
INREG_SCLR_V		Ram	0-1	0	TODO
IOREG_PWR_SV		Bool	t/f	t	TODO
IP_SC_OR_FIFO	_SE15	Mux	90	cff	TODO
			• cff		
			• ip_sc		
ID FIEO DOLL	TYYY # #				mon o
IR_FIFO_RCLK_	Ī	Bool	t/f	f	TODO
IR_FIFO_TCLK_	Ī	Bool	t/f	f	TODO
OEREG_ACLR_I		Bool	t/f	f	TODO
OEREG_CLK_IN		Bool	t/f	f	TODO
OEREG_HR_CLI		Bool	t/f	f	TODO
OEREG_OUTPU	T <u>0</u> S E3 L	Mux		sel_oe0	TODO
			• sel_oe0		
			• sel_1x		
			•		
			sel_1x_dela	y	
			• sel_2x		
OFFICE POWER	DIB COTTA TOT	D	0.1	0	TODO
OEREG_POWER		Ram	0-1	0	TODO
OEREG_SCLR_I		Ram	0-1	0	TODO
OEREG_SCLR_H		Bool	t/f	f	TODO
OE_2X_CLK_EN		Bool	t/f	f	TODO
OE_2X_CLK_IN		Bool	t/f	f	TODO
OE_HALF_RATE		Bool	t/f	t	TODO
OE_HALF_RATE	E_OPESN	Mux		cff	TODO
			• cff		
			• ip_sc		
OVERDED MODE					mon o
OUTREG_MODE	F_02-HD	Mux	,	sdr	TODO
			• sdr		
			• ddr		
OUTDEC OUTD	LION 16TO	M		1 :-4- (0	TODO
OUTREG_OUTP	UU- <u>I</u> SEL	Mux		sel_iodout0	TODO
			001 := 10		
			sel_iodout0 • sel_sdr		
			• sei_sur		
			and adm date		
			sel_sdr_dela	ıy	
			• sel_2xff		
OUTREG_POWE	POLITO STATE	Ram	0-1	0	TODO
OUTREG_FOWE		Bool	t/f	f	TODO
OUTREG_SCLR		Ram	0-1	0	TODO
RBE_HRATE_CI		Mux	U-1	clkout1	TODO
KDE_RKATE_CL	<u> </u>	IVIUX	• clkout1	CIKOULI	וטטט
			• cikouti • hr_clk		
			- III_CIK		
RBOE_LVL_FR	CM VS EN	Bool	t/f	f	TODO
RBOE_LVL_FR_		Bool	t/f	f	TODO
KDUE_LVL_FK_		D001	V1		les on next nage

Table 5 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RB FIFO WCLK		Bool	t/f	f	TODO
RB FIFO WCLK	I 	Bool	t/f	f	TODO
RB FIFO WCLK	I 	Mux	U1	clkin0	TODO
KD_ITIO_WCLK	C_OHLL	Wiux	• clkin0	CIKIIIO	TODO
			• dqs_bus		
			- uqs_bus		
RB_IREG_T1T1_	BOYPASS_EN	Bool	t/f	f	TODO
RB_OEO_INV	0-15	Bool	t/f	t	TODO
RB_T1_SEL_IRE	CO_CFF_DELAY	Ram	00-1f	0	TODO
RB_T1_SEL_IRE	CO_IPSEN	Mux		cff	TODO
			• cff		
			• ip_sc		
RB_T9_SEL_ERI	E 0_13 FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ERI	E O-19 EN	Mux		cff	TODO
			• cff		
			• ip_sc		
RB_T9_SEL_OR	E G115 FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OR	E 0 - <u>1</u> 13PEN	Mux		cff	TODO
			• cff		
			• ip_sc		
SET_T3_FOR_Cl		Ram	0-7	0	TODO
SET_T3_FOR_Cl		Ram	0-7	0	TODO
TXOUT_FCLK_S	EL15	Mux		txout	TODO
			• txout		
			• fclk		
USE_CLR_INRE		Bool	t/f	f	TODO
USE_CLR_OUT	REGISEN	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Type	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO

Table 6 – continued from previous page

Table 6 – conti				D (11	
Name	Instance	Туре	Values	Default	Documentation
C1_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C2_COUT_EN		Bool	t/f	f	TODO
C2_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C3_COUT_EN		Bool	t/f	f	TODO
C3_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C4_COUT_EN		Bool	t/f	f	TODO
C5_COUT_EN		Bool	t/f	f	TODO
C6_COUT_EN		Bool	t/f	f	TODO
C7_COUT_EN		Bool	t/f	f	TODO
C8_COUT_EN		Bool	t/f	f	TODO
CLKIN_0_SRC		Ram	0-f	2	TODO
CLKIN_1_SRC		Ram	0-f	3	TODO
CLK_LOSS_EDGE		Ram	0-1	0	TODO
CLK_LOSS_SW_EN		Bool	t/f	f	TODO
CLK_SW_DELAY		Ram	0-7	0	TODO
CMP_BUF_DELAY		Ram	0-7	0	TODO
CP_COMP		Bool	t/f	f	TODO
CP_CURRENT		Ram	0-7	2	TODO
CTRL_OVERRIDE_SETTING		Bool	t/f	t	TODO
DLL_SRC		Ram	00-1f	1c	TODO
DPADIV_VCOPH_DIV		Ram	0-3	0	TODO
DPRIO0_BASE_ADDR		Ram	00-3f	0	TODO
DPRIO_DPS_ATPGMODE_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CLK_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CSR_TEST_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_ECN_MUX		Ram	0-1	0	TODO
DPRIO_DPS_RESERVED_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_RST_N_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_SCANEN_INVERT		Bool	t/f	f	TODO
DSM_DITHER		Ram	0-3	0	TODO
DSM_OUT_SEL		Ram	0-3	0	TODO
DSM_RESET		Bool	t/f	f	TODO
ECN_BYPASS		Bool	t/f	f	TODO
ECN_TEST_EN		Bool	t/f	f	TODO
FBCLK_MUX_1		Ram	0-3	0	TODO
FBCLK_MUX_2		Ram	0-1	0	TODO
FORCELOCK		Bool	t/f	f	TODO
FPLL_ENABLE		Bool	t/f	f	TODO
FRACTIONAL_CARRY_OUT		Ram	0-3	3	TODO
FRACTIONAL_DIVISION_SETTING		Ram	32 bits	0	TODO
FRACTIONAL_VALUE_READY		Bool	t/f	t	TODO
LF_TESTEN		Bool	t/f	f	TODO
LOCK_FILTER_CFG_SETTING		Ram	000-fff	001	TODO
LOCK_FILTER_TEST		Bool	t/f	f	TODO
MANUAL_CLK_SW_EN		Bool	t/f	f	TODO
M_CNT_BYPASS_EN		Bool	t/f	f	TODO
M CNT COARSE DELAY		Ram	0-7	0	TODO
M CNT FINE DELAY		Ram	0-3	0	TODO
M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
	1				les on next page

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
M_CNT_IN_SRC	Instance	Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M CNT PH MUX PRESET SETTING		Ram	0-7	0	TODO
NREVERT_INVERT		Bool	t/f	f	TODO
N_CNT_BYPASS_EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
N_CNT_FINE_DELAY		Ram	0-7	0	TODO
				01	
N_CNT_HI_DIV_SETTING		Ram	00-ff		TODO
N_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
PL_AUX_ATB		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_MINUS		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_PLUS		Bool	t/f	f	TODO
PL_AUX_ATB_EN0		Bool	t/f	f	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_EN1		Bool	t/f	f	TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_MODE		Ram	00-1f	0	TODO
PL_AUX_BG_KICKSTART		Bool	t/f	f	TODO
PL_AUX_BG_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_CURRENT		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f	f	TODO
PM_AUX_CAL_CLK_TEST_SEL		Bool	t/f	f	TODO
PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO
PM_AUX_IQCLK_CAL_CLK_SEL		Ram	0-7	0	TODO
PM_AUX_RX_IMP		Ram	0-3	0	TODO
PM_AUX_TERM_CAL		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TEST_COUNTER		Bool	t/f	f	TODO
PM_AUX_TX_IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION_BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
		1			les on nevt nage

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G_ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH_EN		Bool	t/f	f	TODO
VCO_DIV		Ram	0-1	1	TODO
VCO_PH0_EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO_PH2_EN		Bool	t/f	f	TODO
VCO_PH3_EN		Bool	t/f	f	TODO
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO_PH6_EN		Bool	t/f	f	TODO
VCO_PH7_EN		Bool	t/f	f	TODO
VCTRL_TEST_VOLTAGE		Ram	0-7	3	TODO
EXTCLK_CNT_SRC	0-1	Ram	00-1f	1c	TODO
EXTCLK_ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-8	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8	Ram	0-3	0	TODO
CNT_IN_SRC	0-8	Ram	0-3	2	TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-7	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_HI_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ATPGMODE			GOUT	TODO
CLK0_BAD			GIN	TODO
CLK1_BAD			GIN	TODO
CLKEN		0-1	GOUT	TODO
CLKSEL			GIN	TODO
CNT_SEL		0-4	GOUT	TODO
CSR_TEST			GOUT	TODO
EXTSWITCH			GOUT	TODO
FBCLK_IN_L			DCMUX	TODO
FBCLK_IN_R			DCMUX	TODO
LOCK			GIN	TODO
NRESET			GOUT	TODO
PFDEN			GOUT	TODO
PHASE_DONE			GIN	TODO
PHASE_EN			GOUT	TODO
REG_BYTE_EN		0-1	GOUT	TODO
REG_CLK			DCMUX	TODO
REG_CLK			GOUT	TODO
REG_MDIO_DIS			GOUT	TODO
REG_READ			GOUT	TODO
REG_READDATA		0-15	GIN	TODO
REG_REG_ADDR		0-5	GOUT	TODO
REG_RST_N			GOUT	TODO
REG_SER_SHIFT_LOAD			GOUT	TODO
REG_WRITE			GOUT	TODO
REG_WRITEDATA		0-15	GOUT	TODO
SCANEN			GOUT	TODO
UP_DN			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKDOUT		0	>	DLL:CLKIN	TODO
CLKIN		0-3	<	GPIO:COMBOUT	TODO
CLKOUT		0-8	>	CMUXCR:PLLIN	TODO
CLKOUT		5-8	>	CMUXHG:PLLIN	TODO
CLKOUT		0-8	>	CMUXHR:PLLIN	TODO
CLKOUT		5-8	>	CMUXVG:PLLIN	TODO
CLKOUT		0-8	>	CMUXVR:PLLIN	TODO
EXTCLK			>	GPIO:PLLDIN	TODO
ZDB_IN			<	GPIO:COMBOUT	TODO

2.3.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

2.3.5 CMUXCR

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

Name	Instance	Туре	Values	Default	Documentation
CLKPIN_INPUT	SELECT_0	Mux	• pin0 • pin2	pin0	TODO
CLKPIN_INPUT	SELECT_1	Mux	• pin1 • pin3	pin1	TODO
ENABLE_REGIS	TŒ-R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-5	Ram	0-f	f	TODO
NCLKPIN_INPU	T <u>O</u> SELECT_0	Mux	• npin0 • npin2	npin0	TODO
NCLKPIN_INPU	T <u>o</u> select_1	Mux	• npin1 • npin3	npin1	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_ment0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_ment0	vcc	TODO
TOP_PRE_INPU	T_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU	T_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-5		RCLK	TODO
ENABLE	0-5		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		0-17	<	FPLL:CLKOUT	TODO

2.3.6 CMUXHG

The two Global Horizontal CMUX drive four GCLK grids each.

	Instance	Туре	Values	Default	Documentation
BURST_COUNT		Ram	0-7	0	TODO
BURST_COUNT_	CT RL	Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLKPIN_INPUT_	SELECT_0	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_1	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_2	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_3	Mux	• pina • pinb	pina	TODO
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C		Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
ENABLE_REGIST	ÆR_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIST	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-3	Ram	00-3f	23	TODO
NCLKPIN_INPUT		Mux	• npina • npinb	npina	TODO
NCLKPIN_INPUT	COSELECT_1	Mux	• npina • npinb	npina	TODO

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
NCLKPIN_INPU	TOSELECT_2	Mux		npina	TODO
			• npina		
			• npinb		
NCLKPIN_INPU	TOSELECT_3	Mux		npina	TODO
			• npina		
			• npinb		
ORPHAN_PLL_I	NOP-CT_SELECT_0	Mux		orphan_pll0	TODO
			•		
			orphan_pll(
			orphan_pll3		
ODDYKA ST. ST. ST.		7.6	1		3000
ORPHAN_PLL_I	NOPOT_SELECT_1	Mux	•	orphan_pll1	TODO
			orphan_pll1		
			•		
			orphan_pll4		
ORPHAN_PLL_I	NOP-CT_SELECT_2	Mux		orphan_pll2	TODO
			•		
			orphan_pll2		
			orphan_pll5		
		7.6			mon o
TESTSYN_ENO	U'0 <u>-</u> \$ELECT	Mux	• core_en	core_en	TODO
			•		
			pre_synenb		
DYNAMIC_CLK	SELECT	Bool	t/f	f	TODO
	IVER_SELECT_0	Mux		in0_vcc	TODO
			in0_vccin1		
			• in1 • in2_vcc		
			• in3_vcc		
			• in4_vcc		
			in5in6		
			• in7		

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
FEEDBACK_DR	IVER_SELECT_1	Mux	 in0_vcc in1 in2_vcc in3_vcc in4_vcc in5 in6 in7 	in0_vcc	TODO
ORPHAN_PLL_I	EEDBACK_OUT_	SR4n6CT_0	0-1	0	TODO
ORPHAN_PLL_I	EEDBACK_OUT_	SRAdiCT_1	0-1	0	TODO
PLL_FEEDBACK	C_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	CENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
	COUT_SELECT_0		0-1	0	TODO
PLL_FEEDBACK	COUT_SELECT_1	Ram	0-1	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-1	GCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-3		GCLK	TODO
ENABLE	0-3		GOUT	TODO
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-1	0-3	GOUT	TODO
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		7	<	GPIO:COMBOUT	TODO
NCLKPIN		7	<	GPIO:COMBOUT	TODO
PLLIN		0-7	<	FPLL:CLKOUT	TODO
PLLIN		0-3	<	HPS_CLOCKS:CLKOUT	TODO

2.3.7 CMUXVG

The two Global Vertical CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documentation
BURST_COUNT	0-3	Ram	0-7	0	TODO
BURST_COUNT	_OTRL	Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLK_SELECT_A	. 0-3	Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0 0-3	Ram	0-3	0	TODO
ENABLE_REGIS	TER_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-3	Ram	00-1f	1b	TODO
TESTSYN_ENOU	J'O_\$ELECT	Mux	• core_en • pre_synenb	pre_synenb	TODO
DYNAMIC_CLK	SELECT	Bool	t/f	f	TODO
PLL_FEEDBACK		Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	C_ENABLE_2	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	X_ENABLE_3	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-2	GCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-3		GCLK	TODO
ENABLE	0-3		GOUT	TODO
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-1	0-3	GOUT	TODO
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		0-11	<	FPLL:CLKOUT	TODO
PLLIN		4-7	<	HPS_CLOCKS:CLKOUT	TODO

2.3.8 CMUXHR

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

	stance	Туре	Values	Default	Documentation
CLKPIN_INPUT_SE	ELECT	Mux	pinapinb	pina	TODO
ENABLE_REGISTOE	R1MODE	Mux	enoutreg1_enoutreg2_enoutvcc	vcc	TODO
ENABLE_REGISTOE	R1POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT 0-	-11	Ram	00-1f	13	TODO
NCLKPIN_INPUT08		Mux	npinanpinb	npina	TODO
BOT_PRE_INPUT_S		Ram	00-1f	1f	TODO
BOT_PRE_INPUT_S		Ram	00-1f	1f	TODO
BOT_PRE_INPUT_S		Ram	00-1f	1f	TODO
BOT_PRE_INPUT_S FEEDBACK_DRIVE		Ram Mux	00-1f	1f vcc	TODO TODO
FEEDBACK_DRIVE		Mux	• vcc • orphan_pll_ • orphan_pll_ • vcc • orphan_pll_ • vcc • orphan_pll_ • orphan_pll_ • orphan_pll_ • orphan_pll_	mento1 mento2 vcc mento0 mento1	TODO
PLL_FEEDBACK_E	NABLE_1	Mux	• pll_mcnt0	vec	TODO
			• pll_mcnt0		
PRE_INPUT_SELEC	CT_0	Ram	00-1f	1f	TODO
PRE_INPUT_SELEC	_	Ram	00-1f	1f	TODO
PRE_INPUT_SELEC	_	Ram	00-1f	1f	TODO
PRE_INPUT_SELEC	_	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_S		Ram	00-1f	1f	TODO
TOP_PRE_INPUT_S		Ram	00-1f	1f	TODO
TOP_PRE_INPUT_S		Ram	00-1f	1f	TODO
TOP_PRE_INPUT_S 2.3. Peripheral logi	SELECT_3	Ram	00-1f	1f	TODO 4

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBIN		0-1	DCMUX	TODO
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-11		RCLK	TODO
ENABLE	0-11		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		7	<	GPIO:COMBOUT	TODO
NCLKPIN		7	<	GPIO:COMBOUT	TODO
PLLIN		0-19	<	FPLL:CLKOUT	TODO
PLLIN		20-21	<	HPS_CLOCKS:CLKOUT	TODO

2.3.9 CMUXVR

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documentation
ENABLE_REGIS	TŒR <u>9</u> MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER2POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-19	Ram	0-f	b	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-19		RCLK	TODO
ENABLE	0-19		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		18-24	<	FPLL:CLKOUT	TODO
PLLIN		0-8	<	HPS_CLOCKS:CLKOUT	TODO

2.3.10 CMUXP

The CMUXP drive two PCLK each.

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0	DCMUX	TODO
CLKOUT		0-1	PCLK	TODO

2.3.11 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Port Name	Instance	Port bits	Route node type	Documentation
CAPTNUPDT_RU			GOUT	TODO
CLKDRUSER			GIN	TODO
CLK_OUT			GIN	TODO
CLK_OUT1			GIN	TODO
CLOCK_CHIPID			DCMUX	TODO
CLOCK_CRC			DCMUX	TODO
CLOCK_OPREG			DCMUX	TODO
CLOCK_PR			DCMUX	TODO
CLOCK_RU			DCMUX	TODO
CLOCK_SPI			DCMUX	TODO
CONFIG			GOUT	TODO
CORECTL_JTAG			GOUT	TODO
CORECTL_PR			GOUT	TODO
CRCERROR			GIN	TODO
DATA		0-15	GOUT	TODO
DATA0IN			GIN	TODO
DATA0OE			GOUT	TODO
DATA0OUT			GOUT	TODO
DATA1IN			GIN	TODO
DATA10E			GOUT	TODO
DATA1OUT			GOUT	TODO
DATA2IN			GIN	TODO
DATA2OE			GOUT	TODO
DATA2OUT			GOUT	TODO
DATA3IN			GIN	TODO
DATA3OE			GOUT	TODO
DATA3OUT			GOUT	TODO
DFT_IN		0-5	GOUT	TODO
DFT_OUT		0-24	GIN	TODO
DONE			GIN	TODO
END_OF_ED_FULLCHIP			GIN	TODO
EXTERNALREQUEST			GIN	TODO
NCE_OUT			GIN	TODO
NTDOPINENA			GOUT	TODO
OERROR			GIN	TODO

Table 8 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
OSC_ENA			GOUT	TODO
OUTPUT_ENABLE			GOUT	TODO
PRREQUEST			GOUT	TODO
READY			GIN	TODO
REGIN			GOUT	TODO
REG_OUT_CHIPID			GIN	TODO
REG_OUT_CRC			GIN	TODO
REG_OUT_OPREG			GIN	TODO
REG_OUT_RU			GIN	TODO
RSTTIMER			GOUT	TODO
RUNIDLEUSER			GIN	TODO
SCE_IN			GOUT	TODO
SHIFTNLD_CHIPID			GOUT	TODO
SHIFTNLD_CRC			GOUT	TODO
SHIFTNLD_OPREG			GOUT	TODO
SHIFTNLD_RU			GOUT	TODO
SHIFTUSER			GIN	TODO
TCKCORE			DCMUX	TODO
TCKUTAP			GIN	TODO
TDICORE			GOUT	TODO
TDIUTAP			GIN	TODO
TDOCORE			GIN	TODO
TDOUTAP			GOUT	TODO
TMSCORE			GOUT	TODO
TMSUTAP			GIN	TODO
UPDATEUSER			GIN	TODO
USR1USER			GIN	TODO

2.3.12 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA. TODO: everything

Name	Instance	Туре	Values	Default	Documentation
PCS8G_AGGREG	GATE_DSKW_CO	N TMRO IL		write	TODO
			• write		
			• read		
PCS8G_AGGREG	GATE_DSKW_SM	LOMPLE RATION		xaui_sm	TODO
			• xaui_sm		
			• srio_sm		
PCS8G_AGGREG	GATE_PCS_DW_B	OMDANG		disable	TODO
			• disable		
PCS8G_AGGREG	GATE_POWERDO	WBNodEN	t/f	f	TODO
PCS8G_AGGREG	GATE_REFCLK_D	IOB_680EL_EN	t/f	f	TODO

Table 9 – continued from previous page

Nama			d from previous pa		Decumentation
Name	Instance	Туре	Values	Default	Documentation
PCS8G_AGGRE	GATE_XAUI_SM	Mux	xaui_legacy xaui_sm disable	xaui_legacy_sm /_sm	TODO
COM_PCS_PLD	IB-2HIP FN	Bool	t/f	f	TODO
	_IB-2HRDRSTCTRI		t/f	f	TODO
	IB-2HRDRSTCTRI		t/f	f	TODO
	IB-2TESTBUF_SE		V1		TODO
COM_FCS_FLD	_ID-21E31BOI*_SE	Liviux	• pcs8g • pma_if	pcs8g	TODO
COM_PCS_PLD	IÐ-1JSRMODE_SI	EIMRST	• usermode • last_frz	usermode	TODO
COM_PCS_PLD	RJ-D_SIDE_RES_	S RACIOX	• pld • b_hip	pld	TODO
COM_PCS_PLD	POLD_SIDE_RES_	S PACCilx	• pld • b_hip	pld	TODO
COM_PCS_PLD	RJ-Ø_SIDE_RES_	S PACCLIAC)	• pld • b_hip	pld	TODO
COM_PCS_PLD	RILD_SIDE_RES_	S PACCital	• pld • b_hip	pld	TODO
COM_PCS_PLD	RI∍D_SIDE_RES_	SINGEX	• pld • b_hip	pld	TODO
COM_PCS_PLD	RILD_SIDE_RES_	SINGER	• pld • b_hip	pld	TODO
COM_PCS_PLD	PIJD_SIDE_RES_	S BACCirk	• pld • b_hip	pld	TODO
COM_PCS_PLD	RI⊾Ø_SIDE_RES_	S PACIÓX	• pld • b_hip	pld	TODO
			L		les on nevt nage

Table 9 – continued from previous page

Nia-sa I I		ble 9 – continued		•	D
	nstance	Туре	Values	Default	Documentation
COM_PCS_PLD_R	ĿØ_SIDE_RES_\$	SIMLIGX	• pld • b_hip	pld	TODO
COM_PCS_PLD_R	LØ_SIDE_RES_S	S IN Clik	• pld • b_hip	pld	TODO
COM_PCS_PLD_R	LØ_SIDE_RES_S	SING8x	• pld • b_hip	pld	TODO
COM_PCS_PLD_R	LD_SIDE_RES_S	SINGSK	pldb_hip	pld	TODO
COM_PCS_PLD_S0	JF 2 E_DATA_SRC	Mux	• pld • b_hip	pld	TODO
COM_PCS_PMA_I)_BE3N61	t/f	f	TODO
COM_PCS_PMA_I	F2BLOCK_SEL	Bool	t/f	f	TODO
COM_PCS_PMA_I	F <u>2</u> FORCE_FRE(QIMATK	 off force0 force1	off	TODO
COM_PCS_PMA_I	F2G3PCS	Bool	t/f	f	TODO
COM_PCS_PMA_I	_		t/f	f	TODO
COM_PCS_PMA_I			0-1	0	TODO
COM_PCS_PMA_I			• cnt_32k • cnt_64k	cnt_32k	TODO
COM_PCS_PMA_I	F <u>2</u> PPMSEL	Mux	 default ppm_100 ppm_125 ppm_62_5 ppm_200 ppm_300 ppm_250 ppm_500 ppm_1000 ppm_other 	default	TODO
COM_PCS_PMA_I	E2DDM CNT D	STR ool	t/f	f	TODO
COM_I CS_FMA_I	1-71 1 1/1 C1/1 I _K	וטטעוי	V 1		10D0

Table 9 – continued from previous page

Name Insta			I from previous pa Values	Default	Documentation
		Type			
COM_PCS_PMA_IF2P			t/f	f	TODO
COM_PCS_PMA_IF2P	PM_POST_E	HINGE DLY	200	200	TODO
			• 200		
			• 400		
PCS8G_BASE_ADDR		Ram	000-7ff		TODO
PCS8G_DEFAULT <u>0</u> P2R	OADCAST 1	E NB ool	t/f	f	TODO
PCS8G_DIGI_RX_0-22			000-fff	0	TODO
PCS8G_DIGI_RX_®B1				off	TODO
	_		• off		
			• sgx		
			• ibm		
PCS8G_DIGI_RX_08-B1	0B_DECODI	ERM_QUTPUT_SEL		data_8b10b	TODO
			•		
			data_8b10b		
			•		
			data_xaui_s	m	
PCS8G_DIGI_RX_0A@0	C_BLOCK_S	E M ux		same	TODO
			• same		
			other		
PCS8G_DIGI_RX_0A2UT	O_ERROR_	RBB6JACE_EN	t/f	f	TODO
PCS8G_DIGI_RX_0A2UT	O_SPEED_I	VIRG60	40 bits	0	TODO
PCS8G_DIGI_RX_0BDS	S_DEC_CLO	CKoGATING_EN	t/f	f	TODO
PCS8G_DIGI_RX_0B2S7	T_CLOCK_C	ABIONG_EN	t/f	f	TODO
PCS8G_DIGI_RX_0B2S7	_ ~~		. 10		
	I_CLR_FLA	G <u>B</u>6M	t/f	f	TODO
PCS8G_DIGI_RX_0B2S7		G <u>B</u> 6 N Mux	t/f	f disable	TODO TODO
PCS8G_DIGI_RX_B2S7			• disable		
PCS8G_DIGI_RX_ (B1 S [*]					
PCS8G_DIGI_RX_@15			• disable • incremental	disable	
PCS8G_DIGI_RX_@15			• disable	disable	
PCS8G_DIGI_RX_ (B1 S [*]			• disable • incremental	disable	
	Γ_VER	Mux	disableincrementalcjpatcrpat	disable	TODO
PCS8G_DIGI_RX_@ZT	Γ_VER _REVERSAI	Mux	• disable • incremental • cjpat • crpat	disable	TODO
PCS8G_DIGI_RX_BZT_ PCS8G_DIGI_RX_BZT	Γ_VER _REVERSAI ΓEORDER_C	Mux _Boot DBook_GATING_I	• disable • incremental • cjpat • crpat	disable f f	TODO TODO TODO
PCS8G_DIGI_RX_@ZT	Γ_VER _REVERSAI ΓEORDER_C	Mux _Boot DBook_GATING_I	• disable • incremental • cjpat • crpat t/f EN/f	disable	TODO
PCS8G_DIGI_RX_BZT_ PCS8G_DIGI_RX_BZT	Γ_VER _REVERSAI ΓEORDER_C	Mux _Boot DBook_GATING_I	• disable • incremental • cjpat • crpat t/f EN/f • disable	disable f f	TODO TODO TODO
PCS8G_DIGI_RX_BZT_ PCS8G_DIGI_RX_BZT	Γ_VER _REVERSAI ΓEORDER_C	Mux _Boot DBook_GATING_I	• disable • incremental • cjpat • crpat t/f EN/f	disable f f	TODO TODO TODO
PCS8G_DIGI_RX_BZT_ PCS8G_DIGI_RX_BZT	Γ_VER _REVERSAI ΓEORDER_C	Mux _Boot DBook_GATING_I	• disable • incremental • cjpat • crpat t/f EN/f • disable • bds_by_2	disable f f disable	TODO TODO TODO
PCS8G_DIGI_RX_BZT_ PCS8G_DIGI_RX_BZT	Γ_VER _REVERSAI ΓEORDER_C	Mux _Boot DBook_GATING_I	• disable • incremental • cjpat • crpat t/f EN/f • disable	disable f f disable	TODO TODO TODO
PCS8G_DIGI_RX_BZT PCS8G_DIGI_RX_BZT PCS8G_DIGI_RX_BZT	Γ_VER _REVERSAI TEORDER_C TE_DESERIA	Mux _EXXXI LBXXXIER	• disable • incremental • cjpat • crpat t/f EN/f • disable • bds_by_2 • bds_by_2_c	f f disable	TODO TODO TODO TODO
PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\)	T_VER _REVERSAI TEORDER_C TE_DESERIA	Mux	• disable • incremental • cjpat • crpat t/f EN/f • disable • bds_by_2 • bds_by_2_c 23 bits	disable f f disable	TODO TODO TODO TODO
PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{C}\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{C}\mathbb{D}\mathbb{T}\)	T_VER _REVERSAI TEORDER_C TE_DESERIA TE_ORDER R_CTRL	MuxBEOOILBOOK_GATING_I AIMARR Ram Ram	• disable • incremental • cjpat • crpat t/f EN/f • disable • bds_by_2 • bds_by_2_c 23 bits 30 bits	disable f f disable let 0 0	TODO TODO TODO TODO TODO TODO
PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\) PCS8G_DIGI_RX_\(\mathbb{B}\mathbb{T}\)	T_VER _REVERSAI TEORDER_C TE_DESERIA TE_ORDER R_CTRL FO_RST_PL	MuxBEOOILBOOK_GATING_I AIMARR Ram Ram	• disable • incremental • cjpat • crpat t/f EN/f • disable • bds_by_2 • bds_by_2_c 23 bits	f f disable	TODO TODO TODO TODO

Table 9 – continued from previous page

Name	Instance	ble 9 – continued	Values	Default	Documentation
PCS8G_DIGI_RX		Туре	values	clk1	TODO
PCS8G_DIGI_RA	L_W=K.K.I	Mux	• clk1	CIKI	1000
			• tx_pma		
			• agg		
			ann ton on	hattam	
			agg_top_or_		
PCS8G DIGI RX	Z (ACID IZ 2	Mary		revd clk	TODO
PCS8G_DIGI_RA	L_W-LKZ	Mux	• moved alle	rcva_cik	1000
			• rcvd_clk		
			• tx_pma		
			refclk_dig2		
			reicik_dig2		
PCS8G_DIGI_RX	(_@LK_FREE_RUI	NIBNONG_EN	t/f	f	TODO
PCS8G_DIGI_RX		Mux		disable	TODO
			 disable 		
			• xaui		
			• srio_v2p1		
			_ •		
PCS8G_DIGI_RX	_ODESKEW_PROC	BAJI_ONLY_EN	t/f	f	TODO
	_ (D)E SKEW_RDCI		t/f	f	TODO
	_ODW_DESKEW_Y		EN	f	TODO
PCS8G_DIGI_RX	C_ODW_PC_WRCLI	K_RGATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(_0D2W_RM_RDCL)	K <u>B</u> GATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(_0D2W_RM_WRCL	KB66ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(_0D2W_WA_CLOC	K <u>B</u> GATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(_0E12DLE_CLOCK_	CBASSING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(<u>(E</u> PDLE_EIOS_EI	l Bool	t/f	f	TODO
PCS8G_DIGI_RX	_(E)DLE_ENTRY_	IBI <u>o</u> dIN	t/f	f	TODO
PCS8G_DIGI_RX	_OEDDLE_ENTRY_	SBo@N	t/f	f	TODO
PCS8G_DIGI_RX	_ŒRR_FLAGS_SE	LMux		flags_8b10b	TODO
			•		
			flags_8b10b	•	
			flags_wa		
Dagga Braz St	COMPANIE COST	TOTAL CONTRACTOR	7.16	C	TODO
	(INVALID_CODE		N t/f	f	TODO
PCS8G_DIGI_RX	(_OP-AID_EDB_ERRO	D RV<u>I</u>NX EPLACE		edb	TODO
			• edb		
			• pad		
			adh dunam	ic	
			edb_dynam		
PCS8G_DIGI_RX	OPARALLEL_LO	OBBAICK EN	t/f	f	TODO
	 C_0P-02FIFO_RST_PI		t/f	f	TODO
	OPCS_BYPASS_E		t/f	f	TODO
	COPOS_URST_EN		t/f	f	TODO
	RDCLK_GA		t/f	f	TODO

Table 9 – continued from previous page

PCS8G_DIGI_RX_OPEASE_COMPENMATION_FIFO			from previous pa	•	Decumentation
normal_latency	Name Instance	Type	Values	Default	Documentation
PCS8G_DIGLRX_PPDE_IF_EN	PCS8G_DIGI_RX_IPHASE_COMPE	NMAXTON_FIFO		normal_latency	TODO
PCS8G_DIGLRX_@PDFE_IF_EN			•		
low_latency			normal_late	ncy	
low_latency			•		
PCS8G_DIGI_RX_@PDE_IF_EN Bool Uf f TODO			pid_ctrl_no	rmal_latency	
PCS8G_DIGI_RX_@PDE_IF_EN			•		
PCSSG_DIGI_RX_@PEN_EIF_EN			low_latency	1	
PCSSG_DIGI_RX_@PEN_EIF_EN			•		
PCS8G_DIGI_RX_9PE_IF_EN			pid_ctrl_lov	v_latency	
PCS8G_DIGI_RX_9PE_IF_EN			•		
PCSSG_DIGI_RX_0P2ANE_BONDINB_GOMP_EN			register_fite)	
PCSSG_DIGI_RX_0P2ANE_BONDINB_GOMP_EN	DOGGO DICL DV (DIDE IE EN	D 1	4.1C	C	TODO
PCS8G_DIGI_RX_@PQLARITY_INVHRSHDN_EN					
PCSSG_DIGI_RX_PPMA_DW				_	
PCSSG_DIGI_RX_@POLARITY_INV_HRASHON_EN			L/I		
PCS8G_DIGI_RX_OPOLARITY_INV_HRASHON_EN	PC98G_DIGI_KX_PMIA_DW	Num	_ 0	8	1000
PCSSG_DIGI_RX_GPOLARITY_INV_BRASHON_EN					
PCS8G_DIGI_RX_@POLARITY_INVERSION_EN					
PCS8G_DIGI_RX_0POLARITY_INV_BRSiDN_EN					
PCS8G_DIGI_RX_PRBS_CLOCK_GREEN			• 20		
PCS8G_DIGI_RX_PRBS_CLOCK_GREEN	DCSSC DICL DV (DOL ADITY IN)	TIDEN EN	+16	£	TODO
PCS8G_DIGI_RX_PRBS_CLOCK_GMENIG_EN t/f f TODO PCS8G_DIGI_RX_PRBS_CLR_FLAGGGN t/f f TODO PCS8G_DIGI_RX_PRBS_VER Mux disable TODO • disable prbs_7_dw_8_10 prbs_23_dw_hf_sw prbs_7_sw_hf_dw_lf_sw • prbs_1f_dw_mf_sw prbs_23_sw_mf_dw prbs_15 prbs_15 • prbs_31 prbs_31 TODO PCS8G_DIGI_RX_REVD_CLK Mux ercvd_clk TODO PCS8G_DIGI_RX_RED_CLK Mux ercvd_clk TODO PCS8G_DIGI_RX_RED_CLK Mux ercvd_clk TODO					
PCS8G_DIGI_RX_PRBS_VER Mux t/f f TODO PCS8G_DIGI_RX_PRBS_VER Mux • disable • todo • prbs_7_dw_8_10 • prbs_23_dw_hf_sw • prbs_23_dw_hf_sw • prbs_1f_dw_mf_sw • prbs_1f_dw_mf_sw • prbs_15 • prbs_15 • prbs_31 • prbs_31 PCS8G_DIGI_RX_RATHER_MATCHRam 68 bits 0 TODO PCS8G_DIGI_RX_REVD_CLK Mux • rcvd_clk • tx_pma PCS8G_DIGI_RX_RD_CLK Mux • rx_clk • pld					
PCS8G_DIGI_RX_@RBS_VER Mux • disable • prbs_7_dw_8_10 • prbs_23_dw_hf_sw • prbs_7_sw_hf_dw_lf_sw • prbs_1f_dw_mf_sw • prbs_15 • prbs_31 PCS8G_DIGI_RX_@RATHER_MATCHRam • 68 bits • revd_clk • tx_pma • rx_clk • pld • prbs_15 • prbs_15 • revd_clk • tx_pma					
• disable • prbs_7_dw_8_10 • prbs_23_dw_hf_sw • prbs_23_dw_hf_sw • prbs_16_dw_mf_sw • prbs_15 • prbs_15 • prbs_31			V1		
Prbs_7_dw_8_10	PCS8G_DIGI_RX_P&BS_VER	Mux	• disable	disable	1000
PCS8G_DIGI_RX_REVD_CLK Mux Prosecution PCS8G_DIGI_RX_RED_CLK Mux Prosecution PCS8G_DIGI_RX_RED_CLK Mux PCS8G_DIGI_RX_RED_CLK PCS8G_DIGI_RX_RED_CLK Mux PCS8G_DIGI_RX_RED_CLK PCS8G_DIGI_RX_RED			• disable		
PCS8G_DIGI_RX_REVD_CLK Mux Prosecution PCS8G_DIGI_RX_RED_CLK Mux Prosecution PCS8G_DIGI_RX_RED_CLK Mux PCS8G_DIGI_RX_RED_CLK PCS8G_DIGI_RX_RED_CLK Mux PCS8G_DIGI_RX_RED_CLK PCS8G_DIGI_RX_RED			nebs 7 day	9 10	
PCS8G_DIGI_RX_R2THER_MATCHRam			pros_/_uw_	10_10	
PCS8G_DIGI_RX_R2THER_MATCHRam			prhe 23 du	hf cw	
PCS8G_DIGI_RX_QR2THER_MATCHRam			pros_23_dv	v_III_5W	
PCS8G_DIGI_RX_QR2THER_MATCHRam			nrhs 7 sw	hf dw 1f sw	
PCS8G_DIGI_RX_R2THER_MATCHRam 68 bits 0 TODO			P105_7_5W_		
PCS8G_DIGI_RX_R2THER_MATCHRam 68 bits 0 TODO			prbs 1f dw	mf sw	
PCS8G_DIGI_RX_RATHER_MATCHRam 68 bits 0 TODO PCS8G_DIGI_RX_REVD_CLK Mux rcvd_clk TODO PCS8G_DIGI_RX_RED_CLK Mux rcvd_clk TODO PCS8G_DIGI_RX_RD_CLK Mux rx_clk TODO			• • •	,	
PCS8G_DIGI_RX_RATHER_MATCHRam 68 bits 0 TODO PCS8G_DIGI_RX_REVD_CLK Mux rcvd_clk TODO PCS8G_DIGI_RX_RED_CLK Mux rcvd_clk TODO PCS8G_DIGI_RX_RD_CLK Mux rx_clk TODO			prbs 23 sw	mf dw	
PCS8G_DIGI_RX_RATHER_MATCHRam 68 bits 0 TODO PCS8G_DIGI_RX_REVD_CLK Mux • rcvd_clk • tx_pma PCS8G_DIGI_RX_RED_CLK Mux • rx_clk • pld rx_clk • pld					
PCS8G_DIGI_RX_IR2THER_MATCHRam 68 bits 0 TODO PCS8G_DIGI_RX_IR2VD_CLK Mux • rcvd_clk • tx_pma PCS8G_DIGI_RX_IR2D_CLK Mux • rcvd_clk • tx_pma rx_clk • pld					
PCS8G_DIGI_RX_REVD_CLK • revd_clk • tx_pma PCS8G_DIGI_RX_RPD_CLK Mux • rx_clk • pld TODO TODO					
PCS8G_DIGI_RX_REVD_CLK • revd_clk • tx_pma PCS8G_DIGI_RX_RPD_CLK Mux • rx_clk • pld TODO TODO	PCS8G_DIGI_RX_@ATHER_MATO	HRam	68 bits	0	TODO
PCS8G_DIGI_RX_IRD_CLK Mux rx_clk rx_clk rx_clk				rcvd_clk	TODO
PCS8G_DIGI_RX_IRD_CLK Mux • tx_pma rx_clk TODO pld			• rcvd_clk		
PCS8G_DIGI_RX_IRD_CLK Mux • rx_clk • pld TODO			_		
• rx_clk • pld					
• rx_clk • pld	PCS8G_DIGI_RX_(RD_CLK	Mux		rx_clk	TODO
			• rx_clk		
DCSSC DIGI DY (DEECLY SEL ENDeel 4/f f TODO					
DCSSC DICL DV (DEECLY SEL ENDool +/f f TODO					
TCSOU_DIGI_KA_WEFCLK_SEL_ENDOUL (/I I IUDU	PCS8G_DIGI_RX_0REFCLK_SEL_F	2NBool	t/f	f	TODO

Table 9 – continued from previous page

PCSSG_DIGI_RX_0RE_BO_ON_WA_BBool			ble 9 – continued		•	
PCSSG_DIGI_RX_GWD_LENGTH_CHEGK PCSSG_DIGI_RX_GWD_DESKEW_WBGMK_GATING_EM_FING_EN_FING_E			Туре	Values	Default	Documentation
PCSSG_DIGI_RX_0SW_PC_WRCLK_BOATING_EN			_			
PCSSG_DIGI_RX_GNV_RN_RDCLK_BANTING_EN_Uf_ f TODO PCSSG_DIGI_RX_GNV_RN_RDCLK_BANTING_EN_Uf_ f TODO PCSSG_DIGI_RX_GNV_RN_MCLK_BANTING_EN_Uf_ f TODO PCSSG_DIGI_RX_GNV_RN_MCLK_BANTING_EN_Uf_ f TODO PCSSG_DIGI_RX_GNV_RN_MCLK_BANTING_EN_Uf_ f TODO PCSSG_DIGI_RX_GNV_RN_BANDI_SNAP_BANDI PCSSG_DIGI_RX_GNV_RDCLS_SEL Mux						
PCSSG_DIGI_RX_GW_RM_RDCLK_BGATING_EN						
PCS8G_DIGI_RX_GNY_RM_WRCLKBGMTING_EN			_			
PCSSG_DIGI_RX_OVEN_DISP_ERR_FBAGG_EN Uf f TODO PCSSG_DIGI_RX_OVEN_DISP_ERR_FB			_			
PCSSG_DIGI_RX_OVALID_MASK_EMOOL						
PCSSG_DIGI_RX_OVA_LID_MASK_EBlool				t/f		
PCS8G_DIGI_RX_0W2A_BOUNDARY_MIGACK auto_align_pld_ctrl sync_sm deterministic_latency bit_slip PCS8G_DIGI_RX_0W2A_CLK_SLIP_SRAGING PCS8G_DIGI_RX_0W2A_CLOCK_GA/BING_EN PCS8G_DIGI_RX_0W2A_DET_LATENOMIXSYNC_STATUS delayed immediate PCS8G_DIGI_RX_0W2A_DISP_ERR_FBAG_EN delayed immediate PCS8G_DIGI_RX_0W2A_DISP_ERR_FBAG_EN pCS8G_DIGI_RX_0W2A_KCHAR_EN Bool pCS8G_DIGI_RX_0W2A_KCHAR_EN Bool pCS8G_DIGI_RX_0W2A_PD Ram d3 bits delayed level_sensitive level_sensitive pid_ctrl_sw rising_edge_sensitive PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 But on todo auto_align_pld_ctrlTODO auto_align_pld_ctrl sync_sm deterministic_latency bit_slip f TODO TODO TODO PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 TODO TODO	PCS8G_DIGI_RX_(Ţĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸĸ	Mux	 tx tx_ctrl_plan wa deskew rm rx_ctrl pcie_ctrl rx_ctrl_plan 	e	TODO
PCS8G_DIGI_RX_0W2A_BOUNDARY_MIGACK auto_align_pld_ctrl sync_sm deterministic_latency bit_slip PCS8G_DIGI_RX_0W2A_CLK_SLIP_SRAGING PCS8G_DIGI_RX_0W2A_CLOCK_GA/BING_EN PCS8G_DIGI_RX_0W2A_DET_LATENOMIXSYNC_STATUS delayed immediate PCS8G_DIGI_RX_0W2A_DISP_ERR_FBAG_EN delayed immediate PCS8G_DIGI_RX_0W2A_DISP_ERR_FBAG_EN pCS8G_DIGI_RX_0W2A_KCHAR_EN Bool pCS8G_DIGI_RX_0W2A_KCHAR_EN Bool pCS8G_DIGI_RX_0W2A_PD Ram d3 bits delayed level_sensitive level_sensitive pid_ctrl_sw rising_edge_sensitive PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 But on todo auto_align_pld_ctrlTODO auto_align_pld_ctrl sync_sm deterministic_latency bit_slip f TODO TODO TODO PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 PCS8G_DIGI_RX_0W2A_SYNC_SM_CR386 TODO TODO	PCS8G DIGI RX (OVALID MASK	E l Bool	t/f	f	TODO
auto_align_pld_ctrl sync_sm deterministic_latency bit_slip PCS8G_DIGI_RX_0W2A_CLK_SLIP_SRAGING PCS8G_DIGI_RX_0W2A_CLOCK_GAIBNG_EN PCS8G_DIGI_RX_0W2A_DET_LATENOM_xSYNC_STATUS delayed immediate PCS8G_DIGI_RX_0W2A_DISP_ERR_FB.AG_EN delayed immediate PCS8G_DIGI_RX_0W2A_DISP_ERR_FB.AG_EN pCS8G_DIGI_RX_0W2A_KCHAR_EN Bool PCS8G_DIGI_RX_0W2A_PD Ram das bits level_sensitive pid_ctrl_sw rising_edge_sensitive PCS8G_DIGI_RX_0W2A_SYNC_SM_CRANA 38 bits 0 TODO					-	
PCS8G_DIGI_RX_0W2A_CLOCK_GATBNG_EN				• sync_sm • deterministi	-	
PCS8G_DIGI_RX_0W2A_DET_LATE No MixSYNC_STATUS • delayed • immediate PCS8G_DIGI_RX_0W2A_DISP_ERR_FB o G_EN	PCS8G_DIGI_RX_0	OA/2A_CLK_SLIP_	SRAGING	000-3ff	0	TODO
PCS8G_DIGI_RX_0W2A_DISP_ERR_FBAG_EN t/f f TODO PCS8G_DIGI_RX_0W2A_KCHAR_EN Bool t/f f TODO PCS8G_DIGI_RX_0W2A_PD Ram 43 bits 0 TODO PCS8G_DIGI_RX_0W2A_PLD_CONTROLLED level_sensitive PCS8G_DIGI_RX_0W2A_PLD_CONTROLLED				t/f	f	TODO
PCS8G_DIGI_RX_0W2A_KCHAR_EN Bool t/f f TODO PCS8G_DIGI_RX_0W2A_PD Ram 43 bits 0 TODO PCS8G_DIGI_RX_0W2A_PLD_CONTRWHILED level_sensitive level_sensitive pid_ctrl_sw rising_edge_sensitive PCS8G_DIGI_RX_0W2A_SYNC_SM_CRIML 38 bits 0 TODO				delayed immediate	•	
PCS8G_DIGI_RX_0W2A_PD Ram 43 bits 0 TODO PCS8G_DIGI_RX_0W2A_PLD_CONTRWHLLED level_sensitive level_sensitive pid_ctrl_sw rising_edge_sensitive PCS8G_DIGI_RX_0W2A_SYNC_SM_CRIML 38 bits 0 TODO						
PCS8G_DIGI_RX_0W2A_PLD_CONTRWILLED level_sensitive level_sensitive pid_ctrl_sw rising_edge_sensitive PCS8G_DIGI_RX_0W2A_SYNC_SM_CRIRIL 38 bits 0 TODO						
level_sensitive pid_ctrl_sw rising_edge_sensitive PCS8G_DIGI_RX_0WA_SYNC_SM_CRRNL 38 bits 0 TODO		_		43 bits		
				pid_ctrl_sw rising_edge	ive	
continues on next page	PCS8G_DIGI_RX_0	0A2A_SYNC_SM_	CREAT	38 bits		

Table 9 – continued from previous page

NI		Die 9 – continued		-	D
Name	Instance	Туре	Values	Default	Documentation
PCS8G_DIGI_R2	X_0W2R_CLK	Mux		rx_clk2	TODO
			• rx_clk2		
			•		
			txfifo_rd_cl	k	
PCS8G_DIGI_TX	₹_®£ 10B_DISP_CT	R M ux		off	TODO
			• off		
			• on_ib		
			• on		
PCS8G_DIGI_TX	(_ % - B 10B_ENCODI	E R Mux		off	TODO
			 off 		
			• ibm		
			• sgx		
PCS8G_DIGI_TX	(_ %-13 10B_ENCODE	ERMINPUT		xaui_sm	TODO
			• xaui_sm		
			•		
			normal_data	a_path	
			•	-	
			gige_idle_c	onversion	
PCS8G DIGI TX	(OACSC BLOCK S	EMux		same	TODO
			• same		
			• other		
			0 11101		
PCS8G DIGI TX	(_0B2ST_CLOCK_C	ARTAGOIEN	t/f	f	TODO
PCS8G_DIGI_TX		Mux	41	disable	TODO
1 0000_D101_17	L_WB1_GEN	With	• disable	disable	ТОВО
			disable		
			incremental		
			• cjpat		
			• crpat		
PCS8G_DIGI_TX	ARTYTSI ID ENI	Bool	t/f	f	TODO
	C_0B2Γ_REVERSAL		t/f	f	TODO
	(_0BS_CLOCK_GA		t/f	f	TODO
	(_OBYPASS_PIPELI		t/f	f	TODO
	(BY TE SERIALI		t/f	f	TODO
	C_GC_DISPARITY	_	t/f	f	TODO
			000-1ff		
	COPD_PATTERN			0	TODO
	(_DYNAMIC_CLO		t/f	f	TODO
	(_FFFORD_CLOCK		t/f	f	TODO
	(_FIFOWR_CLOC		t/f	f	TODO
	CFORCE_ECHAR		t/f	f	TODO
	(_FORCE_KCHAR		t/f	f	TODO
PCS8G_DIGI_TX	(_@2_FREQUENC	Y <u>M</u> SCEALING		off	TODO
			• off		
			• on		
					les on next nage

Table 9 – continued from previous page

Name	Instance	ible 9 – continued	Values	Default Default	Documentation
		Type	t/f		TODO
PCS8G_DIGI_TX		Bool		f	
	_PCFIFO_URST_		t/f	f	TODO
	_PCS_BYPASS_E		t/f	f	TODO
PCS8G_DIGI_TX	CPHASE_COMPE	NSMATION_FIFO	normal_late pid_ctrl_no low_latency pid_ctrl_lov register_fife refclk tx_pma	rmal_latency v_latency	TODO
PCS8G DIGI TX		Muk SFI		pld	TODO
resou_blui_12	<u> </u>	ZWIIK_SEL	• pld • tx_clk	più	ТОВО
PCS8G_DIGI_TX	_OP-12ANE_BONDI	N B oOOMP_EN	t/f	f	TODO
PCS8G_DIGI_TX	(P2ANE_BONDI	N o Loonsumptio	on individual bundled_ma slave_above slave_belov		TODO
PCS8G_DIGI_TX	_ P ZANE_BONDI	N © <u>I</u> u©ONSUMPTIO	on individual bundled_ma slave_above slave_belov		TODO
PCS8G_DIGI_TX	_0P-12ANE_BONDI	N B o M ASTER	t/f	f	TODO
PCS8G_DIGI_TX		Num	• 8 • 10 • 16 • 20	8 f	TODO
1 C300_DIGI_17	r_m-∞Γ\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	LIMMION_EIN	W1	1	יססט

Table 9 – continued from previous page

PCSSG_DIGI_TX_0PRBS_GEN	Name	Instance	Туре	Values	Default	Documentation
PCS8G_DIGI_TX_9RBS_GEN						
• disable prbs_7_dw_8_10 prbs_23_dw_hf_sw prbs_7_sw_hf_dw_lf_sw prbs_7_sw_hf_dw_lf_sw prbs_7_sw_hf_dw_lf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_15_dw_mf_sw prbs_16_dw_mf_sw prbs_				U I	_	
prbs_7_dw_8_10	rcsog_Didi_17	L_W-KEDS_GEN	IVIUX	• disable	uisable	1000
prbs_23_dw_hf_sw				• disable		
prbs_23_dw_hf_sw				prhe 7 dw	g 10	
PCS8G_DIGI_TX_CSYMBOL_SWAP_BOOL				pros_/_uw_	_6_10	
PCS8G_DIGI_TX_CSYMBOL_SWAP_BOOL				prhe 23 du	, hf ew	
PCSSG_DIGI_TX_GYMBOL_SWAP_Bool Vf f TODO				pros_23_uw	/_III_5W	
PCSSG_DIGI_TX_GYMBOL_SWAP_Bool Vf f TODO				nrhs 7 sw	hf dw 1f sw	
PCSSG_DIGI_TX_5YMBOL_SWAP_Bool Uf f TODO				• P105_7_5W_	.m_aw_n_sw	
PCSSG_DIGI_TX_5YMBOL_SWAP_Bool Uf				prbs lf dw	mf sw	
PCS8G_DIGI_TX_GYMBOL_SWAP_Bool				•		
PCS8G_DIGI_TX_GYMBOL_SWAP_Bool				prbs 23 sw	mf dw	
PCS8G_DIGI_TX_G*XCLK_FREERUNGEN				•		
PCS8G_DIGI_TX_GYMBOL_SWAP_Bool						
PCS8G_DIGI_TX_GXCLK_REERUNOBN				r		
PCS8G_DIGI_TX_GXCLK_FREERUNOBN	PCS8G DIGI TX	(S-YMBOL SWAF	E 061	t/f	f	TODO
PCS8G_DIGI_TX_GXPCS_URST_ENbool Uf f TODO PCS8G_MDIO_DIS_CVP_EN Bool Uf f TODO PCS8G_MDIO_DIS_CVP_EN Bool Uf f TODO PCS8G_MDIO_DIS_FORCE_EN Bool Uf f TODO PCS8G_PIPE_INTB_TOP_DESERIAIB@N Uf f TODO PCS8G_PIPE_INTB_TOP_ERROR_RNIXACE_PAD edb TODO PCS8G_PIPE_INTB_TOP_ERROR_RNIXACE_PAD edb * edb * pad PCS8G_PIPE_INTB_TOP_ERROR_RNIXACE_PAD * edb * edb * pad PCS8G_PIPE_INTB_TOP_PHYSTATUSS_0RST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_RPRE_EMRINSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SIST_TINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETECTS_0MYPASS_EN Uf f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNO Uf f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNO Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNO Uf f TODO PCS8G_POWER_ISQLATION_EN Bool Uf f TODO PCS9G_PIPE_INTB_TOP_ELECIDI_RIDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECIDI_RIDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECIDI_RIDELAY 0-7 0 TODO PLD_PCS_DEFAUGZ_BROADCAST_BNO Uf f TODO PLD_PCS_MDIO_DNS_CVP_EN Bool Uf f TODO PLD_PCS_MDIO_DNS_CVP_EN Bool Uf f TODO PLD_PCS_DWER_BSOLATION_ENBOO Uf f TODO PMA_PCS_DEFAUGZ_BROADCASTBNO Uf f TODO PMA_PCS_DEFAUGZ_SOLATION_ENBOO Uf f TODO PMA_PCS_DEFAU			_			
PCS8G_MDIO_DIS_FORCE_EN Bool Uf f TODO PCS8G_PIPE_INTB_TOP_DESERIAIB@N Uf f TODO PCS8G_PIPE_INTB_TOP_ERROR_RNRIXACE_PAD • edb • pad • edb • pad • edb • pad PCS8G_PIPE_INTB_TOP_IND_ERROR_OREPORTING Uf f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSS_ORST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSS_ORST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_RROR_EMRENGSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SEST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SEST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SEST_TOGGLEUf f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol Uf f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol Uf f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol Uf f f TODO PCS8G_PIPE_INTB_TOP_ELECIDI_RIDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUSS_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUSS_DELAY 0-7 0 TODO PLD_PCS_DEFAUGL_BROADCAST_BNN Uf f f TODO PLD_PCS_DEFAUGL_BROADCAST_BNN Uf f f TODO PLD_PCS_MDIO_DIS_CVP_EN Bool Uf f f TODO PLD_PCS_MDIO_DIS_CVP_EN Bool Uf f f TODO PLD_PCS_POWER_BOLATION_ENBool Uf f f TODO PMA_PCS_DEFAUGL_BROADCAST_BNN Uf f f TODO PMA_PCS_MDIO_DISS_CVP_EN Bool Uf f f TODO	PCS8G_DIGI_TX	 	ENBool	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_ERROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_ERROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_IND_ERROROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_IND_ERROROR_RNRIXACE_PAD PCS8G_PIPE_INTB_TOP_PHYSTATUSS_ORST_TOGGLEUf f TODO PCS8G_PIPE_INTB_TOP_PRRE_EMRINDSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RNCD_SER_SSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETE_CHOMITYPASS_EN Uf f TODO PCS8G_PIPE_INTB_TOP_RXDETE_CHOMITYPASS_EN Uf f TODO PCS8G_PIPE_INTB_TOP_RXDETE_CHOMITYPASS_EN Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNoI Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS9G_PIPE_INTB_TOP_TX_PIPE_BNOI Uf f TODO PCS9G_PIPE_INTB_TOP_EECIDL_RNRELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUS_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUS_DELAY 0-7 0 TODO PLD_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PLD_PCS_IF_BASE_ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DB_CVP_EN BOOI Uf f TODO PLD_PCS_MDIO_DB_FORCE_EN BOOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_DEFAUG_BROADCAST_BNOI Uf f TODO PMA_PCS_MDIO_DBS_CVP_EN BOOI Uf f f TODO				t/f	f	TODO
PCS8G_PIPE_INTB_ZOP_ERROR_RNRIXACE_PAD PCS8G_PIPE_INTB_ZOP_IND_ERRORS_OREPORTING	PCS8G_MDIO_D	I 9 -FORCE_EN	Bool	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_IND_ERROBOREPORTING the pad because of the pad bec	PCS8G_PIPE_IN	Г В_2 TOP_DESERIA	AIB_dFcN	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_IND_ERROBOREPORTING t/f f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSSORST_TOGGLEt/f f TODO PCS8G_PIPE_INTB_TOP_RPRE_EMRINGSTTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RVDE_EMRINGSTTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETE_GOMPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RXDETE_GOMPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNoI t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDL_RABELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECIDL_RABELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATRASI_DELAY 0-7 0 TODO PLD_PCS_IEB_ASSE_ADDR Ram 000-7ff TODO PLD_PCS_IEB_ASSE_ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DIS_CVP_EN BoOI t/f f TODO PLD_PCS_MDIO_DIS_FORCE_EN BoOI t/f f TODO PMA_PCS_DEFA_ULT_BROADCAST_BEN t/f f TODO PMA_PCS_DEFA_ULT_BROADCAST_BEN t/f f TODO PMA_PCS_MDIO_DIS_CVP_EN BoOI t/f f TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_DIF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN BoOI t/f f TODO	PCS8G_PIPE_IN	ГВ <u>-</u> 2ГОР_ERROR_	RIMRIXACE_PAD		edb	TODO
PCS8G_PIPE_INTB_TOP_IND_ERROROREPORTING t/f f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSO_RST_TOGGLEt/f f TODO PCS8G_PIPE_INTB_TOP_PHYSTATUSO_RST_TOGGLEt/f f TODO PCS8G_PIPE_INTB_TOP_RPRE_EMRHINSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RVOD_SER_SOLTTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETECTROMYPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNoI t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNOI t/f f TODO PCS8G_POWER_ISQULATION_EN BOOI t/f f TODO PCS9G_PIPE_INTB_TOP_ELECID_IR_SOLLAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECID_IR_SOLLAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATUS_DELAY 0-7 0 TODO PLD_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PLD_PCS_LIF_BASIS_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN BOOI t/f f TODO PLD_PCS_POWER_SOLATION_ENBOOI t/f f TODO PMA_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PMA_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PMA_PCS_IF_BASIS_ADDR Ram 000-7ff TODO PMA_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PMA_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PMA_PCS_DEFAUOL_BROADCAST_BNOI t/f f TODO PMA_PCS_MDIO_DES_CVP_EN BOOI t/f f TODO				• edb		
PCSSG_PIPE_INITB_TOP_PHYSTATESSORST_TOGGLEt/f f TODO PCSSG_PIPE_INITB_TOP_RPRE_EMREDSSETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RVOD_SERSSETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASYETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASYEN t/f f TODO PCSSG_PIPE_INITB_TOP_RX_PIPE_BNol t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBBN t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBBN t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_PIPE_INITB_TOP_ELECID_IR_BDELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PLD_PCS_DEFAU02_BROADCAST_BENI t/f f TODO PLD_PCS_IF_BASSE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_BOLATION_ENBOOL t/f f TODO PMA_PCS_DEFAU12T_BROADCASTBEN t/f TODO PMA_PCS_IF_BASSE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO				• pad		
PCSSG_PIPE_INITB_TOP_PHYSTATESSORST_TOGGLEt/f f TODO PCSSG_PIPE_INITB_TOP_RPRE_EMREDS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RVOD_SERSSETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASETTINGS 30 bits 0 TODO PCSSG_PIPE_INITB_TOP_RXDETE_CBY_BASE_EN t/f f TODO PCSSG_PIPE_INITB_TOP_RX_PIPE_BNol t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBBN t/f f TODO PCSSG_PIPE_INITB_TOP_TXSWINGBNOL t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_POWER_ISQLATION_EN Bool t/f f TODO PCSSG_PIPE_INITB_TOP_ELECIDL_REDELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PCSSG_PIPE_INITB_TOP_PHY_STATESS_DELAY 0-7 0 TODO PLD_PCS_DEFAU02_BROADCAST_BNNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_BOLATION_ENBOOL t/f f TODO PMA_PCS_DEFAU12T_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO						
PCS8G_PIPE_INTB_ZIOP_RPRE_EMREMSETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_ZIOP_RVOD_SERASETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_ZIOP_RXDETECBOMYPASS_EN t/f f TODO PCS8G_PIPE_INTB_ZIOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB_ZIOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_ZIOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_ZIOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_IBQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_ZIOP_ELECIDI_RADELAY 0-7 0 TODO PCS9G_PIPE_INTB_ZIOP_PHY_STATRASI_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_ZIOP_PHY_STATRASI_DELAY 0-7 0 TODO PLD_PCS_DEFAUGZ_BROADCAST_BEN t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAUGT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_DEFAUGT_BROADCASTBEN t/f f TODO PMA_PCS_DEFAUGT_BROADCASTBEN t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO	PCS8G_PIPE_IN	Г В-2 TOP_IND_ERI	ROPRO_REPORTING	t/f	f	TODO
PCS8G_PIPE_INTB_TOP_RVOD_SERAMETTINGS 30 bits 0 TODO PCS8G_PIPE_INTB_TOP_RXDETECBOMYPASS_EN t/f f TODO PCS8G_PIPE_INTB_TOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_INCLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDI_REDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_ELECIDI_REDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATRAS_DELAY 0-7 0 TODO PLD_PCS_DEFAUGE_BROADCAST_BENI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAUGE_BROADCAST_BEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO				Et/f	f	TODO
PCS8G_PIPE_INTB-ZOP_RXDETE_CB_0MYPASS_EN t/f f TODO PCS8G_PIPE_INTB-ZOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB-ZOP_TXSWINGB6N t/f f TODO PCS8G_PIPE_INTB-ZOP_TXSWINGB6N t/f f TODO PCS8G_PIPE_INTB-ZOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_INGLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB-ZOP_ELECIDL_RANELAY 0-7 0 TODO PCS9G_PIPE_INTB-ZOP_ELECIDL_RANELAY 0-7 0 TODO PCS9G_PIPE_INTB-ZOP_PHY_STATRAN_DELAY 0-7 0 TODO PLD_PCS_DEFAU0:2_BROADCAST_BNN t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBOOl t/f f TODO PMA_PCS_DEFAU1:2_BROADCASTB6N t/f f TODO PMA_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO				30 bits	0	TODO
PCS8G_PIPE_INTB_TOP_RX_PIPE_BNol t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TXSWINGBEN t/f f TODO PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_INCOLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDI_R_BDELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STAR_BN_DELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STAR_BNID_DELAY 0-7 0 TODO PLD_PCS_DEFA_UO_D_BROADCAST_BENI t/f f TODO PLD_PCS_IF_BA_SE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFA_UL_T_BROADCAST_BEN t/f f TODO PMA_PCS_IF_BA_SE_2ADDR Ram 000-7ff TODO PMA_PCS_IF_BA_SE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO			_		0	TODO
PCS8G_PIPE_INTB_2TOP_TXSWINGBEN PCS8G_PIPE_INTB_2TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_ISQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_2TOP_ELECIDI_R_INELAY 0-7 0 TODO PCS9G_PIPE_INTB_2TOP_ELECIDI_R_INELAY 0-7 0 TODO PCS9G_PIPE_INTB_2TOP_PHY_STATR_ISS_DELAY 0-7 0 TODO PLD_PCS_DEFAU02_BROADCAST_BNI t/f f TODO PLD_PCS_DEFAU02_BROADCAST_BNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAU12_BROADCASTBEN t/f f TODO PMA_PCS_DEFAU12_BROADCASTBEN t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO						
PCS8G_PIPE_INTB_TOP_TX_PIPE_BNol t/f f TODO PCS8G_POWER_ISQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB_TOP_ELECIDI_R_AMELAY 0-7 0 TODO PCS9G_PIPE_INTB_TOP_PHY_STATRAS_DELAY 0-7 0 TODO PLD_PCS_DEFAUG2_BROADCAST_BONI t/f f TODO PLD_PCS_IF_BASG_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAUGT_BROADCASTBON t/f f TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASG_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO						
PCS8G_POWER_IBQLATION_EN Bool t/f f TODO PCS9G_PIPE_INTB-2TOP_ELECIDL_R_DELAY 0-7 0 TODO PCS9G_PIPE_INTB-2TOP_PHY_STATR_SN_DELAY 0-7 0 TODO PLD_PCS_DEFAU0-2_BROADCAST_ENNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PLD_PCS_POWER_ENOLATION_ENBool t/f f TODO PLD_PCS_POWER_ENOLATION_ENBool t/f f TODO PMA_PCS_DEFAU0-2_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_0DES_CVP_EN Bool t/f f TODO			_			
PCS9G_PIPE_INTB_2TOP_ELECIDL_REDELAY 0-7 0 TODO PCS9G_PIPE_INTB_2TOP_PHY_STATES_DELAY 0-7 0 TODO PLD_PCS_DEFAU0.2_BROADCAST_EDNI t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_PSOLATION_ENBool t/f f TODO PMA_PCS_DEFAU0.2_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO			_BNol			
PCS9G_PIPE_INTB_TOP_PHY_STATE in DELAY 0-7 0 TODO PLD_PCS_DEFAU0_2_BROADCAST_Ein 1 t/f f TODO PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ENOLATION_ENBOOL t/f f TODO PMA_PCS_DEFAU1_T_BROADCAST_BEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_SCVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_SCVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_SCVP_EN Bool t/f f TODO						
PLD_PCS_DEFAU©_BROADCAST_BONI t/f f TODO PLD_PCS_IF_BAS©_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_BOLATION_ENBOOL t/f f TODO PMA_PCS_DEFAU©_T_BROADCASTBEN t/f f TODO PMA_PCS_IF_BAS©_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO						
PLD_PCS_IF_BASE_2ADDR Ram 000-7ff TODO PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO						
PLD_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWER_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO			Γ <u>Β</u> Είδ		f	
PLD_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO PLD_PCS_POWERD_ESOLATION_ENBool t/f f TODO PMA_PCS_DEFAULET_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DES_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DES_FORCE_EN Bool t/f f TODO			Ram			
PLD_PCS_POWER_ISOLATION_ENBool t/f f TODO PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO					f	
PMA_PCS_DEFAULT_BROADCASTBEN t/f f TODO PMA_PCS_IF_BASNE_ADDR Ram 000-7ff TODO PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO						
PMA_PCS_IF_BASE2ADDR Ram 000-7ff TODO PMA_PCS_MDIO_D2IS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_D2IS_FORCE_EN Bool t/f f TODO						
PMA_PCS_MDIO_DIS_CVP_EN Bool t/f f TODO PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO			TBEN		f	
PMA_PCS_MDIO_DIS_FORCE_EN Bool t/f f TODO		_	Ram			
PMA_PCS_POWERISOLATION_ENBool t/f f TODO						
continues on pout page	PMA_PCS_POW	ER-2ISOLATION_E	ENBool	t/f		

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RX_PCS_PLD_II	P_@CS_SIDE_BLO	CM <u>u</u> &EL	• default • pcs8g	default	TODO
RX_PCS_PLD_S	IDE2_DATA_SRC	Mux	• pld • b_hip	pld	TODO
RX_PCS_PMA_I	F0-2	Mux	• default • pcs8g	default	TODO
RX_PCS_PMA_I	F <u>O</u> CLKSLIP_SEL	Mux	• pld • slip_pcs8g	pld	TODO
TX_PCS_PLD_S	DE2DATA_SRC	Mux	• pld • b_hip	pld	TODO
TX_PCS_PMA_I	F <u>OBOLOCK_SEL</u>	Mux	• default • pcs8g	default	TODO

2.3.13 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
BIST_MEMORY	_SETTINGS_DATA	Ram	75 bits	0	TODO
BRIDGE_66MHZ	CAP	Bool	t/f	f	TODO
BR_RCB		Mux		ro	TODO
			• ro		
			• rw		
BYPASS_CDC		Bool	t/f	f	TODO
BYPASS_CLK_S	WITCH	Bool	t/f	f	TODO
BYPASS_TL		Bool	t/f	f	TODO
CDC_CLK_RELA	ATION	Mux		plesiochronous	TODO
			•		
			plesiochron	ous	
			•		
			mesochrono	ous	
CDC_DUMMY_I	NSERT_LIMIT_D	A'RAm	0-f	0	TODO

Table 10 – continued from previous page

Name Instance		Values	Default	Documentation
	Type	values		TODO
CORE_CLK_DISABLE_CLK_	SWII CMHUX		core_clk_out	1000
		11-		
		core_clk_	_Out	
		• pld_clk		
CODE CLY DIVIDED	None		4	TODO
CORE_CLK_DIVIDER	Num	• 1-2	4	1000
		• 4		
		• 8		
		• 16		
		- 10		
CORE_CLK_OUT_SEL	Mux		div_1	TODO
CORL_CER_OCI_SEE	With	• div_1	div_i	TODO
		• div_2		
		div_2		
CORE_CLK_SEL	Mux		core_clk_out	TODO
		•		
		core_clk_	out	
		• pld_clk	-	
		r		
CORE_CLK_SOURCE	Mux		pll fixed clk	TODO
		•		
		pll_fixed_	clk	
		•	_	
		core_clk_	in	
		• pclk_in		
CVP_CLK_RESET	Bool	t/f	f	TODO
CVP_DATA_COMPRESSED	Bool	t/f	f	TODO
CVP_DATA_ENCRYPTED	Bool	t/f	f	TODO
CVP_ISOLATION	Bool	t/f	f	TODO
CVP_MODE_RESET	Bool	t/f	f	TODO
CVP_RATE_SEL	Mux		full_rate	TODO
		• full_rate		
		• half_rate		
DEVICE_NUMBER_DATA	Ram	00-1f	0	TODO
DEVSELTIM	Mux		fast_devsel_dec	odin E ODO
		•		
		fast_devs	el_decoding	
		•		
		medium_	devsel_decoding	
		•		
		slow_dev	sel_decoding	
DISABLE_AUTO_CRS	Bool	t/f	f	TODO
DISABLE_CLK_SWITCH		t/f	f	TODO
DISABLE_CLK_SWITCH DISABLE_LINK_X2_SUPPOR	Bool T Bool	t/f	f	TODO
DISABLE_LINK_X2_SUPPOR DISABLE_TAG_CHECK	Bool	t/f	f	TODO
EI_DELAY_POWERDOWN_C		00-ff	0	TODO
LI_DELAI_FOWERDOWN_C	OUNTRAMATA	00-11		TODO

Table 10 – continued from previous page

Name	Instance	Type	ed from previous pa	Default	Documentation
	TER_HALF_RATE		t/f	f	TODO
ENABLE_CH01_		Mux	• pclk_ch0 • pclk_ch1	pclk_ch0	TODO
ENABLE_CH0_I	CLK_OUT	Mux	pclk_centra	pclk_central	TODO
	UFFER_CHECKIN	GBool	t/f	f	TODO
ENABLE_RX_R	EORDERING	Bool	t/f	f	TODO
FASTB2BCAP		Bool	t/f	f	TODO
FC_INIT_TIMER		Ram	000-7ff	0	TODO
	L_TIMEOUT_CO		00-ff	0	TODO
	L_UPDATE_COU		00-1f	0	TODO
GEN12_LANE_F	RATE_MODE	Mux	• gen1 • gen1_gen2	gen1	TODO
HARD_RESET_1	BYPASS	Bool	t/f	f	TODO
IEI_ENABLE_SE		Mux	gen2_infei_ gen2_infei_	gen1_infei gen1_infei_sd infsd_gen1_infei_s infsd_gen1_infei_i	nfsd
JTAG_ID_DATA		Ram	128 bits	0	TODO
L01_ENTRY_LA	TENCY_DATA	Ram	00-1f	0	TODO
LANE_MASK		Mux	• x8 • x1 • x2 • x4	x8	TODO
LATTIM_RO_DA	TA	Ram	00-7f	0	TODO
MDIO_CB_OPB	T_ENABLE	Bool	t/f	f	TODO
MEMWRINV		Mux	• ro • rw	го	TODO
					ies on next nage

Table 10 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
MILLISECOND_CYCLE_COUNT_	DRATA	20 bits	0	TODO
MULTI_FUNCTION	Num	• 1-8	1	TODO
		• 1-0		
NATIONAL_INST_THRU_ENHAN	C B ool	t/f	f	TODO
PCIE_MODE	Mux	 ep_native ep_legacy rp sw_up sw_dn bridge switch_mod shared_mod 		TODO
PCIE_SPEC_1P0_COMPLIANCE	Mux	• spec_1p0a • spec_1p1	spec_1p0a	TODO
PCLK_OUT_SEL	Mux	• core_clk_er • pclk_out	core_clk_en	TODO
PIPEX1_DEBUG_SEL	Bool	t/f	f	TODO
PLNIOTRI_GATE	Bool	t/f	f	TODO
PORT_LINK_NUMBER_DATA	Ram	00-ff	0	TODO
REGISTER_PIPE_SIGNALS	Bool	t/f	f	TODO
RETRY_BUFFER_LAST_ACTIVE_	ARDADRESS_DATA	00-ff	0	TODO
RETRY_BUFFER_MEMORY_SET		0000-ffff	0	TODO
RSTCTRL_1MS_COUNT_FREF_C	_	20 bits	0	TODO
RSTCTRL_1US_COUNT_FREF_CI		20 bits	0	TODO
RSTCTRL_ALTPE2_CRST_N_INV		t/f	f	TODO
RSTCTRL_ALTPE2_RST_N_INV	Bool	t/f	f	TODO
RSTCTRL_ALTPE2_SRST_N_INV	Bool	t/f	f	TODO
RSTCTRL_DEBUG_EN	Bool	t/f	f	TODO
RSTCTRL_FORCE_INACTIVE_RS	ТВооІ	t/f	f	TODO

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RSTCTRL_FREF		Mux		disabled	TODO
_			 disabled 		
			• ch0_sel		
			• ch1_sel		
			• ch2_sel		
			• ch3_sel		
			• ch4_sel		
			• ch5_sel		
			• ch6_sel		
			• ch7_sel		
			• ch8_sel		
			• ch9_sel		
			• ch10_sel		
			• ch11_sel		
RSTCTRL_HAR	D_BLOCK_ENABI	L B Mux		hard_rst_ctl	TODO
			•		
			hard_rst_ctl	•	
			•		
			pld_rst_ctl		
RSTCTRL_HIP_	EP	Mux		hip_not_ep	TODO
			•		
			hip_not_ep		
			• hip_ep		
RSTCTRL_LTSS	M DICADI E	Bool	t/f	f	TODO
	K_TX_PLL_LOCK		V1	disabled	TODO
KSTCTKL_WAS	K_IA_ILL_LOCK		• disabled	uisaoicu	1000
			• ch1_sel		
			• ch4_sel		
			• 6114_561		
			ch4_10_sel		
			6111_10_561		
RSTCTRL OFF	CAL_DONE_SELI	E O Mux		disabled	TODO
			 disabled 		
			• ch0_out		
			• ch01_out		
			• -		
			ch0123_out		
			•		
			ch0123_567	8_out	

Table 10 – continued from previous page

Name Instance		Values Default	Documentation
RSTCTRL_OFF_CAL_EN		• disabled • ch0_out	TODO
		• ch01_out • ch0123_out	
		ch0123_5678_out	
RSTCTRL_PERSTN_SELF	ECT Mux	perstn_pin perstn_pin perstn_pld	TODO
RSTCTRL_PERST_ENAB	LE Mux	level • level • neg_edge	TODO
RSTCTRL_PLD_CLR	Bool	t/f f	TODO
RSTCTRL_RX_PCS_RST_		t/f f	TODO
RSTCTRL_RX_PCS_RST_		disabled disabled ch0_out ch01_out ch0123_out ch012345678_out ch012345678_10_out	TODO
RSTCTRL_RX_PLL_FREC	Q_LOCK_SWILECT	disabled disabled ch0_sel ch01_sel ch0123_sel ch0123_5678_sel ch0123_5678_phs_sel ch0123_phs_sel ch01_phs_sel ch0_phs_sel	TODO

Table 10 – continued from previous page

		ed from previous pa	•	
Name Instan	, ,,	Values	Default	Documentation
RSTCTRL_RX_PLL_LO	CK_SELE¢TMux		disabled	TODO
		 disabled 		
		• ch0_sel		
		• ch01_sel		
		•		
		ch0123_sel		
		•		
		ch0123_56	78 sel	
		_	_	
RSTCTRL_RX_PMA_RS	TB CMU SMILECT		disabled	TODO
	T	 disabled 		
		•		
		ch1cmu_se	1	
		enremu_se.		
		ch4cmu_se	1	
		cn4cmu_se	1	
		ch4_10cmu		
		CII4_10CIIIu	i_sei	
RSTCTRL_RX_PMA_RS	TB INV Bool	t/f	f	TODO
		VI		
RSTCTRL_RX_PMA_RS	OTB_SELEC MUX	1: 11 1	disabled	TODO
		• disabled		
		• ch0_out		
		• ch01_out		
		•		
		ch0123_out	t	
		•		
		ch0123456	78_out	
		•		
		ch0123456	78_10_out	
RSTCTRL_TIMER_A_T	YPE Mux		disabled	TODO
		 disabled 		
		 milli_secs 		
		•		
		micro_secs		
		•		
		fref_cycles		
RSTCTRL_TIMER_A_V	ALUE Ram	00-ff	0	TODO
RSTCTRL_TIMER_B_T			disabled	TODO
		 disabled 		
		• milli_secs		
		•		
		micro_secs		
		•		
		fref_cycles		
		lici_cycles		
RSTCTRL_TIMER_B_V	ALUE Ram	00-ff	0	TODO
KOTCTKL_THVIEK_D_VA	ALUE Kalli	00-11	U cont	1000

Table 10 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TIMER_C_TYPE	Mux	• disabled • milli_secs • micro_secs • fref_cycles	disabled	TODO
RSTCTRL_TIMER_C_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_D_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_D_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_E_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_E_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_F_TYPE	Mux	disabledmilli_secsmicro_secsfref_cycles	disabled	TODO
RSTCTRL_TIMER_F_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_G_TYPE	Mux	 disabled milli_secs micro_secs fref_cycles 	disabled	TODO
RSTCTRL_TIMER_G_VALUE	Ram	00-ff	0	TODO

Table 10 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TIMER_H_TYPE	Mux	100.00	disabled	TODO
		 disabled 		
		milli_secs		
		•		
		micro_secs		
		•		
		fref_cycles		
RSTCTRL_TIMER_H_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_I_TYPE	Mux		disabled	TODO
		 disabled 		
		• milli_secs		
		• .		
		micro_secs		
		£		
		fref_cycles		
RSTCTRL_TIMER_I_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_J_TYPE	Mux	00-11	disabled	TODO
KSTCTKL_THVILK_J_TTTL	With	disabled	disabled	ТОВО
		• milli_secs		
		•		
		micro_secs		
		•		
		fref_cycles		
		_ ,		
RSTCTRL_TIMER_J_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TX_CMU_PLL_LOCK_	S M uExCT		disabled	TODO
		 disabled 		
		• ch1_sel		
		• ch4_sel		
		• ,		
		ch4_10_sel		
DOMOTEDI TIVI I C. DI I I COMI CI	T NOTE		1, 1, 1	TODO
RSTCTRL_TX_LC_PLL_LOCK_SE		ال المالية	disabled	TODO
		• disabled		
		ch1_selch7_sel		
		CII/_Sei		
RSTCTRL_TX_LC_PLL_RSTB_SE	LEGTE		disabled	TODO
NOTOTICE TREE TOTAL SE	- LAND	disabled	GIBUOICG	1000
		• ch1_out		
		• ch7_out		
RSTCTRL_TX_PCS_RST_N_INV	Bool	t/f	f	TODO

Table 10 – continued from previous page

	ole 10 – continue	· · · · · · · · · · · · · · · · · · ·	•	Dogumentatie:
Name Instance	Type	Values	Default	Documentation
RSTCTRL_TX_PCS_RST_N_SELE	CMux	1: 11 1	disabled	TODO
		• disabled		
		• ch0_out		
		• ch01_out		
		• ab0122 aut		
		ch0123_out		
		ch01234567	78 out	
		CH01234307	6_0ut	
		ch01234567	78 10 out	
		CH01254507	0_10_0 u t	
RSTCTRL_TX_PMA_RSTB_INV	Bool	t/f	f	TODO
RSTCTRL_TX_PMA_SYNCP_INV		t/f	f	TODO
RSTCTRL_TX_PMA_SYNCP_SEL			disabled	TODO
		• disabled	- 	-
		• ch1_out		
		• ch4_out		
		•		
		ch4_10_out		
RXFREQLK_CNT_DATA	Ram	20 bits	0	TODO
RXFREQLK_CNT_EN	Bool	t/f	f	TODO
RX_CDC_ALMOST_FULL_DATA	Ram	0-f	0	TODO
RX_L0S_COUNT_IDL_DATA	Ram	00-ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM_		000-3ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM_		000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_MAX		000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_MIN		000-3ff	0	TODO
SINGLE_RX_DETECT_DATA	Ram	0-f	0	TODO
SKP_INSERTION_CONTROL	Bool	t/f	f	TODO
SKP_OS_SCHEDULE_COUNT_DA		000-7ff	0	TODO
SLOTCLK_CFG	Mux	_	dynamic_slotelke	Ig1ODO
		dynamic_sl	otollzofa	
		dynamic_si	oterkerg	
		static_slotel	kefgoff	
		•	Keigon	
		static_slotel	kcfgon	
SLOT_REGISTER_EN	Bool	t/f	f	TODO
TESTMODE_CONTROL	Bool	t/f	f	TODO
TX_CDC_ALMOST_FULL_DATA	Ram	0-f	0	TODO
TX_L0S_ADJUST	Bool	t/f	f	TODO
TX_SWING_DATA	Ram	00-ff	0	TODO
USER_ID_DATA	Ram	0000-ffff	0	TODO
USE_CRC_FORWARDING	Bool	t/f	f	TODO
VC0_CLK_ENABLE	Bool	t/f	f	TODO
VC0_RX_BUFFER_MEMORY_SET		0000-ffff	0	TODO
VC0_RX_FLOW_CTRL_COMPL_I		000-fff	0	TODO
VC0_RX_FLOW_CTRL_COMPL_F	IBADDER_DATA	00-ff	0	TODO

Table 10 – continued from previous page

Name Instance	Type	Values	Default	Documentation
VC0_RX_FLOW_CTRL_NON			0	TODO
VC0_RX_FLOW_CTRL_NON			0	TODO
VC0_RX_FLOW_CTRL_NON		000-fff	0	TODO
VC0_RX_FLOW_CTRL_POS		000-III 00-ff	-	TODO
		t/f	0	
VC1_CLK_ENABLE	Bool		f	TODO
VC_ENABLE	Bool	t/f	f	TODO
VSEC_CAP_DATA	Ram	0-f	0	TODO
VSEC_ID_DATA	Ram	0000-ffff	0	TODO
ASPM_OPTIONAIOFTY	Bool	t/f	f	TODO
BAR0_64BIT_MEMI_TSPACE	Bool	t/f	f	TODO
BAR0_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR0_PREFETCHABLE	Bool	t/f	f	TODO
BAR0_SIZE_MASK-7DATA	Ram	28 bits	0	TODO
BAR1_64BIT_MENI_7SPACE	Mux	disabledenabledall_one	disabled	TODO
BAR1_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR1 PREFETCHABLE	Bool	t/f	f	TODO
BAR1_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR2 64BIT MEM-7SPACE	Bool	t/f	f	TODO
BAR2_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR2 PREFETCHABLE	Bool	t/f	f	TODO
BAR2_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR3_64BIT_MEMI7SPACE	Mux	26 01ts	disabled	TODO
311to_01311_11234_511163	TYW.	disabledenabledall_one	disusted	1020
BAR3_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR3 PREFETCHABLE	Bool	t/f	f	TODO
BAR3_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR4_64BIT_MEM-7SPACE	Bool	t/f	f	TODO
BAR4_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR4_PREFETCHABLE	Bool	t/f	f	TODO
BAR4_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR5_64BIT_MEMI7SPACE	Mux		disabled	TODO
BING_01BI1_NIDWA_01ACL	TYLIK .	disabledenabledall_one	disubled	1020
BAR5_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR5_PREFETCHABLE	Bool	t/f	f	TODO
BAR5_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BRIDGE_PORT_SOID_SUPPO		t/f	f	TODO
BRIDGE_PORT_V@A_ENAB		t/f	f	TODO
CLASS_CODE_DAJFA	Ram	24 bits	0	TODO
	1	1		ntinuos on novt nago

Table 10 – continued from previous page

Nama		ole 10 – continued	· · · · · · · · · · · · · · · · · · ·	•	Decumentation
Name	Instance	Туре	Values	Default	Documentation
COMPLETION_1	104EOUT	Mux	cmpl_acmpl_abcmpl_abc	cmpl_a	TODO
			 cmpl_b cmpl_bc cmpl_bcd disabled		
D0_PME	0-7	Bool	t/f	f	TODO
D1_PME	0-7	Bool	t/f	f	TODO
D1_SUPPORT	0-7	Bool	t/f	f	TODO
D2_PME	0-7	Bool	t/f	f	TODO
D2_SUPPORT	0-7	Bool	t/f	f	TODO
D3_COLD_PME	0-7	Bool	t/f	f	TODO
D3_HOT_PME	0-7	Bool	t/f	f	TODO
DEEMPHASIS_E	NABLE	Bool	t/f	f	TODO
DEVICE_ID_DA	ΓΑ 0 -7	Ram	0000-ffff	0	TODO
DEVICE_SPECIF	I 0 - <u>7</u> INIT	Bool	t/f	f	TODO
DIFFCLOCK_NF	TS-7COUNT_DATA	A Ram	00-ff	0	TODO
DISABLE_SNOO	PO-PACKET	Bool	t/f	f	TODO
DLL_ACTIVE_R	E PO RT_SUPPORT	Bool	t/f	f	TODO
ECRC_CHECK_(CAPABLE	Bool	t/f	f	TODO
ECRC_GEN_CA	PAOBILE	Bool	t/f	f	TODO
EIE_BEFORE_N	F 10\$7_ COUNT_DAT	ARam	0-f	0	TODO
ELECTROMECH		Bool	t/f	f	TODO
ENABLE_COMP	LÆTION_TIMEOU	TB DAISABLE	t/f	f	TODO
	ΓΙΟΊΝ_MSIX_SUPI		t/f	f	TODO
ENABLE LOS A		Bool	t/f	f	TODO
ENABLE_L1_AS	P 04 7	Bool	t/f	f	TODO
ENDPOINT LO	LATENCY_DATA	Ram	0-7	0	TODO
	LATENCY_DATA	Ram	0-7	0	TODO
		E CRES TER_DATA_0	32 bits	0	TODO
EXTEND_TAG_F	FIEAZD	Bool	t/f	f	TODO
FLR_CAPABILIT	Y 0-7	Bool	t/f	f	TODO
_	COK-7NFTS_COUN		00-ff	0	TODO
GEN2_SAMECL	OC-IX_NFTS_COU	N'R <u>a</u> DDATA	00-ff	0	TODO
HOT_PLUG_SUF	PROTRT_DATA	Ram	00-7f	0	TODO
INDICATOR_DA	ГА-7	Ram	0-7	0	TODO
INTEL_ID_ACCI	ESS 7	Bool	t/f	f	TODO
INTERRUPT_PIN		Mux	disabledintaintbintcintd	disabled	TODO
				continu	

Table 10 – continued from previous page

Name	Instance	Die 10 – continue	Values	Default	Documentation
IO_WINDOW_A		Mux	values	disabled	TODO
IO_WINDOW_A	DWK_WIDIT	Mux	• disabled • window_16 • window_32	_bit	ТОВО
L0_EXIT_LATEN	OY_DIFFCLOCK	_IRA#iA	0-7	0	TODO
L0_EXIT_LATEN	OY7_SAMECLOC	K <u>R</u> DATA	0-7	0	TODO
L1_EXIT_LATEN	OY_DIFFCLOCK	_IRA7FA	0-7	0	TODO
L1_EXIT_LATEN	OY7_SAMECLOC	K <u>R</u> DATA	0-7	0	TODO
L2_ASYNC_LOG	GI C -7	Bool	t/f	f	TODO
LOW_PRIORITY	_0\-C	Bool	t/f	f	TODO
MAXIMUM_CU		Ram	0-7	0	TODO
MAX_LINK_WI	D'OFT	Mux	 disabled x4 x2 x1 x8 	disabled	TODO
MAX_PAYLOAD	_GHZE	Num	• 128 • 256 • 512	128	TODO
MSIX_PBA_BIR	IDATA	Ram	0-7	0	TODO
MSIX_PBA_OFF	SE-17_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_B	I R)_1 DATA	Ram	0-7	0	TODO
MSIX_TABLE_C	F FS ET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_S		Ram	000-7ff	0	TODO
	RESSING_CAPAI		t/f	f	TODO
MSI_MASKING_	Г	Bool	t/f	f	TODO
MSI_MULTI_ME	SSAGE_CAPABLI	E Num	• 1-2 • 4 • 8 • 16 • 32	1	TODO
MSI_SUPPORT		Bool	t/f	f	TODO
NO_COMMAND	_	Bool	t/f	f	TODO
NO_SOFT_RESE		Bool	t/f	f	TODO
PCIE_SPEC_VEI	R SIO N	Num	• 0-2	0	TODO

Table 10 – continued from previous page

Name	Instance	ле то – сопшнаес Туре	Values	Default	Documentation
PORTTYPE_FUN	VO-7	Mux		ep_native	TODO
			ep_native	-	
			 ep_legacy 		
			• rp		
			• sw_up		
			• sw_dn		
			 bridge 		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
DDEEETCHARI	E_0M/EM_WINDOW	MADD WIDTH		0	TODO
PREFEICHABL	E_UNEM_WINDOW	/_XMUMDK_WIDIH	• 0	U	1000
			• 32		
			• 64		
			04		
REVISION_ID_I)AOF/A	Ram	00-ff	0	TODO
ROLE_BASED_I	RRØR_REPORTIN	M Bool	t/f	f	TODO
RX_EI_L0S	0-7	Bool	t/f	f	TODO
	FT-3_COUNT_DA	ГÆRam	00-ff	0	TODO
SLOT_NUMBER		Ram	0000-1fff	0	TODO
SLOT_POWER_I	_	Ram	00-ff	0	TODO
SLOT_POWER_S		Ram	0-3	0	TODO
SSID_DATA	0-7	Ram	0000-ffff	0	TODO
SSVID_DATA	0-7	Ram	0000-ffff	0	TODO
	E VHC E_ID_DATA_		0000-ffff	0	TODO
	ENDOR_ID_DATA		0000-ffff	0	TODO
	VN)_ERROR_SUPP		t/f	f	TODO
USE_AER	0-7	Bool	t/f	f	TODO
VC_ARBITRATI		Bool	t/f	f	TODO
VENDOR_ID_DA		Ram	0000-ffff	0	TODO
	SE5ADDR_USER		000-3ff	0	TODO
CVP_MDIO_DIS		Bool	t/f	f	TODO
DFT_BROADCA		Bool	t/f	f	TODO
	DISS-5CSR_CTRL_1	Bool	t/f	f	TODO
POWER_ISOLA	TIONS_EN_1_DATA	Bool	t/f	f	TODO

2.3.14 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT		2	3	TODO
		• 3		
		• 12		
		• 24		
		• 40 • 48		
		• 48		
		• 80		
		• 96		
		7 90		
ALOAD_INVERT_E	NBool	t/f	f	TODO
ARMSTRONG_EN	Bool	t/f	f	TODO
DELAY_CHAIN_GL	ITBOHICTRL_EN	t/f	f	TODO
DELAY_CONTROL		1	static	TODO
		• bit7		
		• static		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux	• VSS	VSS	TODO
		• sd_pll0		
		• sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
		_r		
DLL_RD_PD	Ram	0-7	0	TODO
JITTER_COUNTER_		t/f	t	TODO
JITTER_REDUCE_E	I .	t/f	t	TODO
RB_CO	Ram	0-3	3	TODO
STATIC_DLL_SETT		00-7f	0	TODO
UPDNEN_EN	Bool	t/f	t	TODO
UPNDNIN	Mux	• bit4	core	TODO
		• core		
UPNDNIN_EN	Bool	t/f	t	TODO
UPNDNIN_INVERT		t/f	t	TODO
UPNDNIN_INV_EN		t/f	t	TODO
UPWNDCORE	Mux	• upndn	upndn	TODO
		• updnen		
		• up_ndn		
		• refclk		
USE_ALOAD	Bool	t/f	t	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ASYNC_LOAD			GOUT	TODO
CTRL_OUT		0-6	GIN	TODO
LOCKED			GIN	TODO
UPNDN_IN			GOUT	TODO
UPNDN_IN_CLK_ENA			GOUT	TODO
UPNDN_OUT			GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKIN			<	FPLL:CLKDOUT	TODO

2.3.15 **SERPAR**

Unclear yet.

TODO: everything

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	disabledblock_0block_1block_2block_3	disabled	TODO

2.3.16 LVL

The Leveling Delay Chain does something linked to the DQS16.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELAY	Y	Ram	0-3	0	TODO
FBOUT0_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY	Y	Ram	0-3	0	TODO
FBOUT1_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
PHYCLK_GATIN	IG_DIS	Bool	t/f	f	TODO
PHYCLK_SEL		Ram	0-3	0	TODO
PHYCLK_SEL_I	NV_EN	Bool	t/f	f	TODO
CLK_DELAY	0-3	Ram	0-3	0	TODO
CLK_DELAY_PV	WR- <u>3</u> SVG_EN	Bool	t/f	f	TODO
CLK_GATING_D	10- 3	Bool	t/f	f	TODO
CORE_INV_EN	0-3	Bool	t/f	f	TODO
DELAY_CLK_SE	EIO-3	Mux	• core • pll	core	TODO
PLL_SEL	0-3	Num	• 1-3	1	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

2.3.17 TERM

The TERM blocks control the On-Chip Termination circuitry

TODO: everything

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux		disabled	TODO
_		• disabled		
		• rs_12_15v		
		• rs_18_30v		
CLEENIGD INV	D 1	416	C	TODO
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR_INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	t	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux	 disabled 	disabled	TODO
		• rsadjust_10		
		• rsadjust_6p5		
		• rsadjust_3		
		• rsadjust_m3		
		• rsadjust_m6		
		• rsadjust_m9		
		• rsadjust_m12		
		J		
RSHIFT_RDOWN_I	DISBool	t/f	f	TODO
RSHIFT_RUP_DIS	Bool	t/f	f	TODO
RSMULT_VAL	Mux		rsmult_1	TODO
_		• disabled	_	
		• rsmult_1		
		• rsmult_2		
		• rsmult_3		
		• rsmult_4		
		• rsmult_5		
		• rsmult_6		
		• rsmult_7		
		• rsmult_10		
DTADILICT VAL	Mux		4:1-1-4	TODO
RTADJUST_VAL	Mux	 disabled 	disabled	ТОДО
		• rtadjust_2p5v		
		•		
		rtadjust_1p5_1	98v	
RTMULT_VAL	Mux	. 11.1. 1	rtmult_1	TODO
		• disabled		
		• rtmult_1		
		• rtmult_2		
		• rtmult_3		
		• rtmult_4		
		rtmult_5rtmult_6		
		• runuit_0		
SCANEN_INV	Bool	t/f	f	TODO
TEST_0_EN	Bool	t/f	f	TODO
TEST_1_EN	Bool	t/f	f	TODO
TEST_4_EN	Bool	t/f	f	TODO
TEST_5_EN	Bool	t/f	f	TODO
		t/f	f	TODO
USER_OCT_INV 2.3 _{R.Peripheral logi}	c blocks	W1	vref_m	TODO 71
VICE II-LEVEL	17141	• vref_m	v1C1_111	1000
		• vref_l		
		• vref_h		

2.3.18 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
FPLL_DRV_EN		Bool	t/f	t	TODO
FPLL_REFCLK_	SEL_IQ_TX_RX_0	CIMKux		pd	TODO
			•		
			iq_tx_rx_cl	KU	
			iq_tx_rx_cl	k1	
			•		
			iq_tx_rx_cl	k2	
			iq_tx_rx_cl	 k3	
			•		
			iq_tx_rx_cl	k4	
			•		
			iq_tx_rx_cl • pd	K3	
			pu		
FPLL_SEL_IQ_7	X_RX_CLK	Mux		pd	TODO
			•		
			iq_tx_rx_cl	k0	
			iq_tx_rx_cl	 k1	
			•		
			iq_tx_rx_cl	k2	
			• pd		
FPLL_SEL_REF	IOCLK	Mux		pd	TODO
			ffpll_top	r -	
			•		
			ref_iqclk0		
			ref_iqclk1		
			•		
			ref_iqclk2		
			ref_iqclk3		
			• ffpll_bot		
			• pd		
FPLL_SEL_RX_	IQCLK	Mux	• ev icalia	pd	TODO
			rx_iqclk0rx_iqclk1		
			• rx_iqclk2		
			• rx_iqclk3		
			• pd		
				<u></u>	<u> </u>

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documentation
HCLK_TOP_OUT_DRIVER	Mux	Valado	down_en	TODO
	111011	• tristate		1020
		• up_en		
		• down_en		
SEGMENTED_0_UP_MUX_SEL	Mux		ch0_txpll	TODO
		•		
		other_segm	ented	
		• pd_1		
		• ch0_txpll		
X6_DRIVER_EN	Bool	t/f	f	TODO
AUTO_NEGOTIATIQN	Bool	t/f	f	TODO
CDR_PLL_ATB 0-2	Ram	0-f	0	TODO
CDR_PLL_BBPD_@2K0_OFFSET	Mux		delta_0	TODO
	1/10/1	• delta_0		
		•		
		delta_1_lef	į t	
		•		
		delta_2_lef	ţ	
		•		
		delta_3_lef	t	
		1.14. 4.1.6		
		delta_4_lef		
		delta_5_lef	•	
		•		
		delta_6_lef	l t	
		•		
		delta_7_lef	<u> </u>	
		•		
		delta_1_rig	ht	
		•		
		delta_2_rig	ht 	
		1.1. 2		
		delta_3_rig	nt 	
		delta_4_rig	ht.	
		ueita_4_ng	11t	
		delta_5_rig	 ht	
		•		
		delta_6_rig	ht	
		•		
		delta_7_rig	ht	

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBP	D_@LK180_OFFSE	ГМих		delta_0	TODO
			• delta_0		
			• delta_1_left	•	
			•		
			delta_2_left		
			•		
			delta_3_left		
			delta_4_left		
			•		
			delta_5_left		
			• delta_6_left		
			•		
			delta_7_left		
			delta_1_rigl	ht	
			• delta_2_rigl	ht	
			•	_	
			delta_3_rigl	nt 	
			delta_4_rigl	ht	
			delta_5_rigl	ht	
			• delta_6_rigl	ht	
			•		
			delta_7_rigl	ht 	
					į l

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBPI	_ @£ K270_OFFSE	ГМих		delta_0	TODO
			• delta_0		
			delta_1_left		
			•		
			delta_2_left		
			delta_3_left	į	
			delta_4_left		
			delta_5_left		
			delta_6_left		
			delta_7_left		
			delta_1_rigl	nt	
			delta_2_rigl	nt	
			delta_3_rigl	nt	
			delta_4_rigl	nt	
			delta_5_rigl	nt	
			delta_6_rigl	nt	
			delta_7_rigl	nt	

Table 11 – continued from previous page

CDR_PLL_BBPD_6PLK90_OFFSET Mux	Name	Instance	Type	Values	Default	Documentation
delta_0 delta_1_left delta_2_left delta_3_left delta_4_left delta_6_left delta_6_left delta_1_right delta_1_right delta_3_right delta_3_right delta_1_right delta_5_right delta_5_right delta_6_right delta_6_right delta_7_right delta_7_right delta_7_right delta_7_right delta_1_right delt				Values		
delta_2_left delta_3_left delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_2_right delta_3_right delta_3_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right CDR_PLL_CBB_REL Mux normal testmux CDR_PLL_CCB_REN Bool t/f f TODO CDR_PLL_CLOC_REN Bool t/f f TODO CDR_PLL_COUNDER_PD_CLK_DIBsool t/f f TODO CDR_PLL_CPUNDE_CURRENT_TESMux normal disable test_down test_up CDR_PLL_CP_ROBA_BYPASS_EN Bool t/f f TODO	CDK_I LL_BBI I	7_@EK90_OFFSET	WIUX	• delta_0	dena_0	TODO
delta_2_left delta_3_left delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_2_right delta_3_right delta_3_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right CDR_PLL_CBB_REL Mux normal testmux CDR_PLL_CCB_REN Bool t/f f TODO CDR_PLL_CLOC_REN Bool t/f f TODO CDR_PLL_COUNDER_PD_CLK_DIBsool t/f f TODO CDR_PLL_CPUNDE_CURRENT_TESMux normal disable test_down test_up CDR_PLL_CP_ROBA_BYPASS_EN Bool t/f f TODO				• delta 1 left		
delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_3_right delta_5_right delta_5_right delta_5_right delta_5_right delta_6_right delta_7_right TODO CDR_PLL_CB_GB_GB_EN Bool Uf f f TODO CDR_PLL_COUNDER_PD_CLK_DISBool Uf f TODO CDR_PLL_CPUMB_CURRENT_TESMux ODDO CDR_PLL_COUNDER_DD_CLK_DISBool Uf f TODO CDR_PLL_COUNDER_DD_CLK_DISBool Uf f TODO CDR_PLL_COUNDER_DD_CLK_DISBool Uf f TODO CDR_PLL_CPLAGB_BYPASS_EN Bool Uf f TODO CDR_PLL_DIAG_REV_LOOPBACKBool Uf f TODO				•		
delta_4_left delta_5_left delta_6_left delta_7_left delta_1_right delta_2_right delta_3_right delta_3_right delta_5_right delta_5_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_COGN_EN Bool Vf f f TODO CDR_PLL_COUNDER_PD_CLK_DISBool Vf f TODO CDR_PLL_COUNDER_DISBOOL Vf f TODO				delta_2_left •		
delta_5_left delta_6_left delta_1_right delta_2_right delta_3_right delta_3_right delta_4_right delta_6_right delta_6_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_1_right delta_6_right delta_6_right delta_7_right delta_7_right delta_7_right delta_1_right delt				delta_3_left		
delta_6_left delta_7_left delta_1_right delta_2_right delta_3_right delta_4_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_CGB_CLE_EN Bool CDR_PLL_CCGR_EN Bool CDR_PLL_CCOUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_CURRENT_TESMux normal disable lest_down test_up CDR_PLL_CP_RGB_A_BYPASS_EN Bool CDR_PLL_CP_RGB_A_BYPASS_EN Bool CDR_PLL_CDA_GREV_LOOPBACKBool CDR_PLL_DIAG_GREV_LOOPBACKBool CDR_PLL_CDR_GREV_LOOPBACKBOOL CDR_PLL_CDR_GREV_LOOPBA				delta_4_left		
delta_7_left delta_1_right delta_2_right delta_3_right delta_4_right delta_5_right delta_5_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_CGB_GLK_EN Bool CDR_PLL_CCGC_EN Bool DR_PLL_CLOCC_EN Bool DR_PLL_CCOUNTER_PD_CLK_DLSOol DR_PLL_COUNTER_PD_CLK_DLSOol DR_PLL_CPUMB_CURRENT_TESTMUX normal disable normal disable test_down test_up CDR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CDLOCC_BEN DR_REV_LOOPBACKBool DR_PLL_CDLOCC_BR_CF DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CDLOCC_BR_CF DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CP_RGG_A_BYPASS_EN Bool DR_PLL_CDLOCC_BR_CF DR_PLL_CP_RGG_A_BYPASS_EN Bool DVf DR_PLL_CP_RGG_B_BYPASS_EN BOOL D				delta_5_left		
delta_1_right delta_2_right delta_2_right delta_3_right delta_4_right delta_5_right delta_6_right delta_7_right TODO CDR_PLL_BBPD_CSEL Mux normal testmux CDR_PLL_CGB_GLK_EN Bool CDR_PLL_COUNDER_PD_CLK_DISBool CDR_PLL_COUNDER_PD_CLK_DISBool CDR_PLL_COUNDER_PD_CLK_DISBool CDR_PLL_CPUNIDE_CURRENT_TESMux normal normal test_up TODO TODO CDR_PLL_CP_RCM_A_BYPASS_EN Bool CDR_PLL_CP_RCM_A_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO				delta_6_left		
delta_2_right delta_3_right delta_4_right delta_5_right delta_5_right delta_7_right CDR_PLL_BBPD_SEL Mux normal normal testmux CDR_PLL_CGB_CLK_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMP_EURRENT_TESMux normal normal disable test_down test_up CDR_PLL_CP_ROLA_BYPASS_EN Bool t/f f TODO CDR_PLL_CP_ROLA_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO				• delta_7_left		
delta_3_right delta_4_right delta_5_right delta_6_right delta_7_right CDR_PLL_BBPD_SEL Mux normal testmux CDR_PLL_CGB_CLEN Bool Vf f f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Vf f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Vf f TODO CDR_PLL_CPUMB_CURRENT_TESMux normal disable test_down test_up CDR_PLL_CP_RCLA_BYPASS_EN Bool Vf f TODO CDR_PLL_DIAG_REV_LOOPBACKBool Vf f TODO				• delta_1_rigl	ht	
CDR_PLL_CGB_CLE_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_RPV_LOOPBACKBool Uf f TODO CDR_PLL_CDIAG_REV_LOOPBACKBool Uf f TODO				• delta_2_rigl	ht	
CDR_PLL_CGB_CLE_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_BYPASS_EN Bool Uf f TODO CDR_PLL_CP_RCGL_A_RPV_LOOPBACKBool Uf f TODO CDR_PLL_CDIAG_REV_LOOPBACKBool Uf f TODO				• delta 3 rigl	ht	
CDR_PLL_BBPD_SEL Mux normal TODO CDR_PLL_CGB_GLEK_EN Bool t/f f TODO CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNDER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMB_EURRENT_TESMux normal • normal • test_down • test_up CDR_PLL_CP_RGD_A_BYPASS_EN Bool t/f f TODO CDR_PLL_CDIAG_REV_LOOPBACKBOOI t/f f TODO				•		
CDR_PLL_BBPD_SEL Mux Inormal				•		
CDR_PLL_BBPD_CSEL Mux Inormal testmux CDR_PLL_CGB_CLEK_EN Bool CDR_PLL_CLOCKO_EN Bool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_CPUNID_CURRENT_TESMux Inormal ino				•		
CDR_PLL_BBPD_SEL Mux • normal • testmux CDR_PLL_CGB_GLK_EN Bool CDR_PLL_CLOCKO_EN Bool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_CPUMP_CURRENT_TESMux • normal • disable • test_down • test_up CDR_PLL_CP_RGO_A_BYPASS_EN Bool CDR_PLL_CP_RGO_A_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool I TODO				delta_6_rigi	ht	
CDR_PLL_CGB_CLK_EN Bool t/f f TODO CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISool t/f f TODO CDR_PLL_CPUMP_CURRENT_TESMux normal • disable • test_down • test_down • test_up CDR_PLL_CP_RGD_A_BYPASS_EN Bool t/f f TODO				delta_7_rig	ht	
CDR_PLL_CGB_CU_K_EN Bool CDR_PLL_CLOCK_EN Bool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_CPUMID_CURRENT_TESMux One of the state of the st	CDR_PLL_BBPI)_ (\$ - 2 L	Mux		normal	TODO
CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMB_CURRENT_TESMux normal • normal • disable • test_down • test_up CDR_PLL_CP_RGO_A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO						
CDR_PLL_CLOCKO_EN Bool t/f f TODO CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO CDR_PLL_CPUMB_CURRENT_TESMux normal • normal • disable • test_down • test_up CDR_PLL_CP_RGO_A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO	CDR_PLL_CGB	COLK_EN	Bool	t/f	f	TODO
CDR_PLL_COUNTER_PD_CLK_DISbool t/f f TODO CDR_PLL_CPUMP_CURRENT_TESMux normal • normal • disable • test_down • test_up CDR_PLL_CP_RGO-2_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				t/f	f	
CDR_PLL_CPUMP_CURRENT_TESMux			I S Bool			TODO
 normal disable test_down test_up CDR_PLL_CP_RG0-2_BYPASS_EN Bool CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO TODO					normal	
test_down test_up CDR_PLL_CP_ROD-2_BYPASS_EN Bool CDR_PLL_DIAG_R-EV_LOOPBACKBool t/f f TODO				• normal		
CDR_PLL_CP_RC0-2A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				 disable 		
CDR_PLL_CP_RC0-2A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				•		
CDR_PLL_CP_RG0-2A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				_		
CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO				• test_up		
CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO	CDR PLL CP R	GOLA_BYPASS EN	l Bool	t/f	f	TODO
					t	TODO

Table 11 – continued from previous page

Name Ins	stance	Туре	Values	Default	Documentation
CDR_PLL_FB_SED-2		Mux	values	vco_clk	TODO
CDK_I EL_I D_SLD-2	2	WIUX	• vco_clk	VCO_CIK	TODO
			• VCO_CIK		
			external_clk	-	
			external_cir	•	
CDR_PLL_FREF_BP	2M DIV2 EN	Bool	t/f	f	TODO
CDR_PLL_GPON_(D)		Bool	t/f	f	TODO
CDR_PLL_IGNORE2			t/f	f	TODO
CDR_PLL_LEVSHIE			0-3	1	TODO
CDR_PLL_L_COUN		Num		1	TODO
	2 EK	1 (dill	• 1-2	1	1020
			• 4		
			• 8		
			0		
CDR_PLL_M_COWN	ZTER	Num		20	TODO
			• 0		
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
			50		
CDR_PLL_ON 0-2		Bool	t/f	f	TODO
CDR_PLL_PCIE_FR	EQ_MHZ	Num		100	TODO
			• 100		
			• 125		
CDR_PLL_PD_CPO	MP_CURRENT	_NAm		5	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
CDR_PLL_PD_L_00	2UNTER	Num		1	TODO
			• 1-2		
			• 4		
			• 8		

Table 11 – continued from previous page

Name Ins	tance	Type	ed from previous pa	Default	Documentation
CDR_PLL_PFD_C P {2				20	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
			• 50		
			• 60		
			• 80		
			• 100		
			• 120		
CDR_PLL_REF_COA	DIV	Num		1	TODO
		- 1,5,5,5	• 1-2		
			• 4		
			• 8		
CDR_PLL_REGUIQAZ	OR INC PCT	Г Мих		p5	TODO
	: ::	1.10/1	• p0		1020
			• p5		
			• p10		
			• p15		
			• p20		
			• p25		
			• disabled		
CDD DLI DEDLIGIO	DIAG DIG	D 1	.16	C	TODO
CDR_PLL_REPLIOA		Bool	t/f	f	TODO
CDR_PLL_RESER®			t/f t/f	f f	TODO
CDR_PLL_RIPPL_(C2) CDR_PLL_RXPLI0-2			V1	300	TODO TODO
CDR_PLL_RAPILID_E	D_BW_CIKL	Nulli	• 170	300	1000
			• 240		
			• 300		
			• 600		
			000		
CDR_PLL_RXPLL0_12	FD_BW_CTR	L Num		3200	TODO
			• 1600		
			• 3200		
			• 4800		
			• 6400		
CDR_PLL_TXPLL043		_	t/f	f	TODO
CDR_PLL_VCO_AJL-2			t/f	t	TODO
CDR_PLL_VCO_00V2			0-3	2	TODO
CDR_PLL_VLOC K)_2	MONITOR	Mux		mon_clk	TODO
			• mon_clk		
			• mon_data		
CVP_EN 0-2		Bool	t/f	f	TODO
DPRIO_REG_PLD0P2	MA_IF_BADE	R Ram	000-7ff		TODO

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
FORCE_MDIO_	DIGS-2CSR_END	Bool	t/f	f	TODO
HCLK_PCS_DR	VŒR_EN	Bool	t/f	f	TODO
INT_EARLY_EIG	DS)_SEL	Mux	• pcs • core	pcs	TODO
INT_FFCLK_EN	0-2	Bool	t/f	f	TODO
INT_LTR_SEL	0-2	Mux	• pcs • core	pcs	TODO
INT_PCIE_SWIT	COH2SEL	Mux	• pcs • core	pes	TODO
INT_TXDERECT	RX2SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_	DI-E_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH	2 <u>0</u> SEL	Mux	 ffpll_top ffpll_bot ref_clk0 ref_clk1 ref_clk2 ref_clk3 rx_clk0 rx_clk1 rx_clk1 rx_clk2 rx_clk2 rx_clk3 pd_pma 	pd_pma	TODO

Table 11 – continued from previous page

Name	Instance	ole 11 – continued Type	Values	Default	Documentation
IQ_TX_RX_CLK		Mux		tristate	TODO
IQ_TX_RX_CLK	_ A-B _SEL	Mux	a_pcs_rx_	_b_pma_rx b_pcs_rx _b_pma_rx b_pcs_tx s_rx	TODO
IO TV DV TO	CDLOED	Mari		1	TODO
IQ_TX_RX_TO_0	С <u>н-2</u> ғВ	Mux	• clk0 • clk1 • clk2 • pd	pd	TODO
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2	Ram	0-7	0	TODO
PCLK_SEL	0-2	Mux	a_pcs_rx_	_b_pma_rx b_pcs_tx s_rx	TODO
			a_pcs_tx_		
RX_BIT_SLIP_B	YP-ASS_EN	Bool	a_pcs_tx_		TODO
RX_BIT_SLIP_B RX_BUF_RX_AT		Bool Ram	a_pcs_tx_ tristate	b_tri	TODO TODO
RX_BUF_RX_AT RX_BUF_SD_3D	BO-GAIN_EN	Ram Bool	• a_pcs_tx_ • tristate	b_tri	
RX_BUF_RX_AT RX_BUF_SD_3D RX_BUF_SD_CD	B)-2 B)-GAIN_EN RCLK_TO_CGB_	Ram Bool	a_pcs_tx_ tristate t/f 0-f t/f t/f	t t	TODO TODO TODO
RX_BUF_RX_AI RX_BUF_SD_3D RX_BUF_SD_CI RX_BUF_SD_DI	B)-2 B)-GAIN_EN DRELK_TO_CGB_ AG-2LOOPBACK	Ram Bool	a_pcs_tx_ tristate t/f 0-f t/f t/f t/f	t 0 f f f	TODO TODO TODO TODO
RX_BUF_RX_AT RX_BUF_SD_3D RX_BUF_SD_CD	B)-2 B)-GAIN_EN PRELK_TO_CGB_ AG-2LOOPBACK 0-2	Ram Bool E N ool	a_pcs_tx_ tristate t/f 0-f t/f t/f	t 0 f	TODO TODO TODO

Table 11 – continued from previous page

Name	Instance	Туре	trom previous pa	Default	Documentation
RX_BUF_SD_O	F0-2	Mux		divrx_2	TODO
			divrx_1		
			• divrx_2		
			• divrx_3		
			• divrx_4		
			• divrx_5		
			• divrx_6		
			divrx_7divrx_8		
			• divrx_9		
			• divrx_10		
			• divrx_11		
			• divrx_12		
			• divrx_13		
			• divrx_14		
			•		
			reserved_of	f_1	
			•		
			reserved_of	f_2	
			•		
			off_on_tx_c	livrx_l	
			•	di 2	
			off_on_tx_c	11Vrx_2 	
			off_on_tx_c	livey 3	
			•	JIVIX_5	
			off_on_tx_c	livrx 4	
			•	T-1-3-31	
			off_on_tx_c	livrx_5	
			•	_	
			off_on_tx_c	livrx_6	
			•		
			off_on_tx_c	livrx_7	
			•		
			off_on_tx_c	11vrx_8	
			•	l: 0	
			off_on_tx_c	HIVIX_9	
			off_on_tx_c	livry 10	
			• •	#1V1A_1U	
			off_on_tx_c	livrx 11	
			•	_	
			off_on_tx_c	livrx_12	
			•		
			off_on_tx_c	livrx_13	
			•		
			off_on_tx_c	livrx_14	

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RX_BUF_SD_ON		Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_24 • pulse_24 • pulse_28 • pulse_30 • reserved_or • force_on	pulse_6	TODO
RX_BUF_SD_RX	(_OACGAIN_A	Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX		Mux	• v0 • v0p5 • v0p75 • v1	v1	TODO
	C_CELK_DIV2_EN	Bool	t/f	f	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_TE	KM2_SEL	Mux	 external r150ohm r120ohm r100ohm r85ohm 	r100ohm	TODO

Table 11 – continued from previous page

Name Instance	Type	Values D	efault Documentation
RX_BUF_SD_THRESHOLD_M		30	I
	, Tum	• 15 • 20 • 25 • 30 • 35 • 40 • 45 • 50	
RX_BUF_SD_VCM-2SEL	Mux	ví	p80 TODO
KA_BUF_SD_VUM-SEL	Mux	• tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80 • pull_down_stro • pull_up_strong • pull_up_weak	ng
RX_BUF_SX_PDB0 <u>-E</u> N	Bool	t/f f	TODO
RX_BUF_VCM_CORRENT_AD		0-3	TODO
RX_DESER_CLK_(SEL	Mux	• or_cal • lc • pld	_cal TODO
RX_DESER_REVERSE_LOOPE	BACKMux	• rx • cdr	TODO
RX_EN 0-2	Bool	t/f f	TODO
RX_MODE_BIT\$ 0-2	Num	• 8 • 10 • 16 • 20	TODO
RX_SDCLK_EN 0-2	Bool	t/f f	TODO continues on next page

Table 11 – continued from previous page

Name	Instance	Туре	trom previous pa	Default	Documentation
RX_VCO_BYPA		Mux	• clklow • fref • normal • normal_dor	normal	TODO
TX_BUF_CML_l		Bool	t/f	f	TODO
TX_BUF_COMM	ON_MODE_DRIV		• grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80		TODO
TX_BUF_DFT_S TX_BUF_DRIVE	E0-2 R0-RESOLUTION	Mux	vod_en_lsb vod_en_msi pol_en disabled pre_en_po2	_en offset_main	TODO
TX_BUF_EN	0-2	Bool	• disabled • offset_main • offset_po1		TODO

Table 11 – continued from previous page

Name	Instance	Туре	ed from previous p	Default	Documentation
TX_BUF_FIR_C	OBF2_SEL	Mux	• ram • dynamic	ram	TODO
TX_BUF_LOCA	L(1HB_CTL	Mux	r490hmr290hmr420hmr220hm	r29ohm	TODO
TX_BUF_LST_A	Т В -2	Ram	0-f	0	TODO
TX_BUF_RX_DI		Ram	0-f	0	TODO
TX_BUF_RX_DI		Bool	t/f	f	TODO
TX_BUF_SLEW_		Num	• 15 • 30 • 50 • 90 • 160	30	TODO
TX_BUF_SWING	GBDOST_DIS	Bool	t/f	f	TODO
TX_BUF_TERM		Mux	 r150ohm r120ohm r100ohm r85ohm external 	r100ohm	TODO
TX_BUF_VCM_	CURRENT_ADD	Ram	0-3	1	TODO
TX_BUF_VOD_I	30002ST_DIS	Bool	t/f	f	TODO
	WV-21ST_POST_TA	PRam	00-1f	0	TODO
TX_BUF_VOD_S		Ram	00-3f	0	TODO
TX_CGB_CLK_N	MO-ZE	Mux	• disable • enable_mu • enable_mu	disable te te_master_channel	TODO
TX_CGB_COUN	TEAR_RESET_EN	Bool	t/f	f	TODO
TX_CGB_ENAB		Bool	t/f	f	TODO
TX_CGB_FREF_		Bool	t/f	f	TODO
	PO-WER_DOWN	Bool	t/f	f	TODO
TX_CGB_PCIE_	RÐSÆT	Mux	• normal • pcie	normal	TODO

Table 11 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
TX_CGB_RX_IQ		Mux		tristate	TODO
			cgb_x1_m_ rx_output tristate		
TX_CGB_SYNC	0-2	Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	EMux	up_segmen down_segn ffpll ch1_txpll_t ch2_txpll_l same_ch_tx hfclk_xn_u hfclk_cn1_ hfclk_xn_d hfclk_ch1_	nented spll p x6_dn	TODO
TX_CGB_X1_DI	V <u>O</u> MI_SEL	Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L OC K_SOURCE_S	SE M ux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_		TODO

Table 11 – continued from previous page

Name	Instance	Туре	d from previous pa	Default	Documentation
TX_MODE_BITS	0-2	Num	• 8 • 10 • 16 • 20 • 80	8	TODO
TX SER CLK D	DIV-2X_DESKEW	Ram	0-f	0	TODO
TX_SER_DUTY		Ram	0-7	3	TODO
TX_SER_FORCE	DO-DATA_MODE_	E B iool	t/f	f	TODO
TX_SER_POST_	TAP2_1_EN	Bool	t/f	f	TODO
TX_VREF_ES_T	AÐ-2	Mux	vref_10r_ov vref_11r_ov		TODO
			vref_12r_ov vref_13r_ov vref_14r_ov	_21r	
REF_IQCLK_BU	F <u>O</u> EN	Bool	t/f	f	TODO
RX_IQCLK_BUF	_ (E-13)	Bool	t/f	f	TODO
FFPLL_IQTXRX	COLS_DIRECTION	Mux	• tristate • up • down	tristate	TODO
FFPLL_IQCLK_I	DIRECTION	Mux	• tristate • up • down		TODO
CLKBUF_DIV2_	EN	Bool	t/f	f	TODO
CLKBUF_LVPE(Bool	t/f	t	TODO
CLKBUF_TERM		Bool	t/f	t	TODO
CLKBUF_VCM_		Mux	• tristate • vcc	tristate	TODO
SEGMENTED_0	_DOWN_MUX_SE	LMux	• ch2_txpll • other_segm • pd_1		TODO
				aantin	ies on next nage

Table 11 – continued from previous page

Name Instance	ole 11 – continue∈ │ Type	Values	Default	Documentation
SEGMENTED_1_DOWN_MUX_SE		Taraco	pd_2	TODO
		• fpllin • mux1 • ch0_txpll • pd_2	F*==	
SEGMENTED_1_UP_MUX_SEL	Mux	• fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_t • ch1_txpll_t		TODO
XN_DN_SEL	Mux	 xn_dn x6_up x6_dn pd_xn_dn	pd_xn_dn	TODO
XN_UP_SEL	Mux	• xn_up • x6_up • x6_dn • pd_xn_up	pd_xn_up	TODO
CLKBUF_DIV2_EN	Bool	t/f	f	TODO
CLKBUF_LVPECL_DIS	Bool	t/f	t	TODO
CLKBUF_TERM_DIS	Bool	t/f	t	TODO
CLKBUF_VCM_PUP	Mux	• tristate • vcc	tristate	TODO
SEGMENTED_0_DOWN_MUX_SE	LMux	• ch2_txpll • other_segm • pd_1	pd_1 ented	TODO
SEGMENTED_1_DOWN_MUX_SE	LMux	ch1_txpll_t ch1_txpll_t fpllin mux2 ch0_txpll pd_2		TODO
	1	1		les on next nage

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
SEGMENTED_1	UP_MUX_SEL	Mux		ch2_txpll	TODO
			 fpllin 		
			• mux2		
			• pd_2		
			• ch2_txpll		
			_		

2.3.19 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

TODO: everything, and in particular the hmc-input -> GPIO input mapping when bypassed.

Name	Instance	Туре	Values	Default	Documentation
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux	chip_row_b chip_bank_	row_col	bΠODO
			row_chip_b	ank_col	
ATTR_COUNTE	R_ONE_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_RESET	Ram	0-1	0	TODO
ATTR_COUNTE	R_ZERO_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE		Ram	0-1	0	TODO
ATTR_DEBUG_S	SELECT_BYTE	Ram	32 bits	0	TODO
ATTR_STATIC_C	ONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E	N	Bool	t/f	f	TODO
A_CSR_LPDDR_		Bool	t/f	f	TODO
	EGLOBALENABI	LBool	t/f	f	TODO
A_CSR_RESET_	_	Bool	t/f	f	TODO
A_CSR_WRAP_I	BC_EN	Bool	t/f	f	TODO
CAL_REQ		Bool	t/f	f	TODO
CFG_BURST_LE	NGTH	Num	• 0 • 2 • 4 • 8 • 16	0	TODO

Table 12 – continued from previous page

		d from previous pa	-	
Name Instance	Туре	Values	Default	Documentation
CFG_INTERFACE_WIDTH	Num		0	TODO
		• 0		
		• 8		
		• 16		
		• 24		
		• 32		
		• 40		
CFG_SELF_RFSH_EXIT_CYCLES	Num		0	TODO
		• 0		
		• 37		
		• 44		
		• 52		
		• 59		
		• 74		
		• 88		
		• 200		
		• 512		
CFG_STARVE_LIMIT	Ram	00-3f	0	TODO
CFG_TYPE	Mux		ddr	TODO
		• ddr		
		• ddr2		
		• ddr3		
		• lpddr		
		• lpddr2		
CLR_INTR	Bool	t/f	f	TODO
CTL_ECC_ENABLED	Bool	t/f	f	TODO
CTL_ECC_RMW_ENABLED	Bool	t/f	f	TODO
CTL_REGDIMM_ENABLED	Bool	t/f	f	TODO
CTL_USR_REFRESH	Bool	t/f	f	TODO
DATA_WIDTH	Num		16	TODO
		• 16		
		• 32		
		• 64		
DBE_INTR	Bool	t/f	f	TODO
DDIO_ADDR_EN	Ram	0000-ffff	0	TODO
DDIO_BA_EN	Ram	0-7	0	TODO
DDIO_CAS_N_EN	Bool	t/f	f	TODO
DDIO_CKE_EN	Ram	0-3	0	TODO
DDIO_CS0_N_EN	Ram	0-3	0	TODO
DDIO_DM_EN	Ram	00-1f	0	TODO
DDIO_DQSB_EN	Ram	00-1f	0	TODO
DDIO_DQSLOGIC_EN	Ram	00-1f	0	TODO
DDIO_DQS_EN	Ram	00-1f	0	TODO
DDIO_DQ_EN	Ram	45 bits	0	TODO
DDIO_MEM_CLK_EN	Bool	t/f	f	TODO
DDIO_MEM_CLK_N_EN	Bool	t/f	f	TODO

Table 12 – continued from previous page

	Table 12 - continu	•	<u> </u>	
Name Instanc	, ,,	Values	Default	Documentation
DDIO_ODT_EN	Ram	0-3	0	TODO
DDIO_RAS_N_EN	Bool	t/f	f	TODO
DDIO_RESET_N_EN	Bool	t/f	f	TODO
DDIO_WE_N_EN	Bool	t/f	f	TODO
DELAY_BONDING	Ram	0-3	0	TODO
DFX_BYPASS_ENABLE	Bool	t/f	f	TODO
DISABLE_MERGING	Bool	t/f	f	TODO
DQA_DELAY_EN	Ram	0-3	0	TODO
DQSLOGIC_DELAY_EN		0-3	0	TODO
DQ_DELAY_EN	Ram	0-3	0	TODO
ENABLE_ATPG	Bool	t/f	f	TODO
ENABLE_BONDING_WE		t/f	f	TODO
ENABLE_BURST_INTER	I	t/f	f	TODO
ENABLE_BURST_TERM	I	t/f	f	TODO
ENABLE_DQS_TRACKII	I	t/f	f	TODO
ENABLE_ECC_CODE_O		t/f	f	TODO
ENABLE_INTR	Bool	t/f	f	TODO
ENABLE_NO_DM	Bool	t/f	f	TODO
ENABLE_PIPELINEGLO	BAL Bool	t/f	f	TODO
EXTRA_CTL_CLK_ACT	_TO_ACT Ram	0-f	0	TODO
EXTRA_CTL_CLK_ACT	TO_ACT_ IRI FF_BANK	0-f	0	TODO
EXTRA_CTL_CLK_ACT	_TO_PCH Ram	0-f	0	TODO
EXTRA_CTL_CLK_ACT	_TO_RDW R Ram	0-f	0	TODO
EXTRA_CTL_CLK_ARF	_PERIOD Ram	0-f	0	TODO
EXTRA_CTL_CLK_ARF	_TO_VALIDRam	0-f	0	TODO
EXTRA_CTL_CLK_FOU	R_ACT_TO <u>R</u> AGT	0-f	0	TODO
EXTRA_CTL_CLK_PCH	_ALL_TO_ W AMbiD	0-f	0	TODO
EXTRA_CTL_CLK_PCH	_TO_VALIDRam	0-f	0	TODO
EXTRA_CTL_CLK_PDN	_PERIOD Ram	0-f	0	TODO
EXTRA_CTL_CLK_PDN	_TO_VALIDRam	0-f	0	TODO
EXTRA_CTL_CLK_RD_A	AP_TO_VAIRIDn	0-f	0	TODO
EXTRA_CTL_CLK_RD_	ΓO_PCH Ram	0-f	0	TODO
EXTRA_CTL_CLK_RD_	ΓO_RD Ram	0-f	0	TODO
EXTRA_CTL_CLK_RD_	ГО_RD_DIHFarGHIP	0-f	0	TODO
EXTRA_CTL_CLK_RD_	ΓO_WR Ram	0-f	0	TODO
EXTRA_CTL_CLK_RD_	ΓO_WR_BCRam	0-f	0	TODO
EXTRA_CTL_CLK_RD_		0-f	0	TODO
EXTRA_CTL_CLK_SRF		0-f	0	TODO
EXTRA_CTL_CLK_SRF		0-f	0	TODO
EXTRA_CTL_CLK_WR_		0-f	0	TODO
EXTRA_CTL_CLK_WR_		0-f	0	TODO
EXTRA_CTL_CLK_WR_		0-f	0	TODO
EXTRA_CTL_CLK_WR_		0-f	0	TODO
EXTRA_CTL_CLK_WR_		0-f	0	TODO
EXTRA_CTL_CLK_WR_		0-f	0	TODO
EXTRA_CTL_CLK_WR_		0-f	0	TODO
GANGED_ARF	Bool	t/f	f	TODO
GEN_DBE	Ram	0-1	0	TODO
GEN_SBE	Ram	0-1	0	TODO
	1	1 * *	-	ntinues on next page

Table 12 – continued from previous page

Maria		ble 12 – continue			Desimonatellar
Name	Instance	Type	Values	Default	Documentation
IF_DQS_WIDTH		Num	• 0-5	0	TODO
INC_SYNC		Num	• 2-3	2	TODO
LOCAL_IF_CS_V	WIDTH	Num	• 0-4	0	TODO
MASK_CORR_D	ROPPED_INTR	Bool	t/f	f	TODO
MEM_AUTO_PD		Ram	0000-ffff	0	TODO
MEM_CLK_ENT	RY_CYCLES	Ram	0-f	0	TODO
MEM_IF_AL		Num	• 0-10	0	TODO
MEM_IF_BANK	ADDR_WIDTH	Num	• 0 • 2-3	0	TODO
MEM_IF_COLAI	DDR_WIDTH	Num	• 0 • 8-12	0	TODO
MEM_IF_ROWA	DDR_WIDTH	Num	• 0 • 12-16	0	TODO
MEM_IF_TCCD		Num	• 0-4	0	TODO
MEM_IF_TCL		Num	• 0 • 3-11	0	TODO
MEM_IF_TCWL		Num	• 0-8	0	TODO
MEM_IF_TFAW		Num	• 0-32	0	TODO
MEM_IF_TMRD		Num	• 0 • 2 • 4	0	TODO
MEM_IF_TRAS		Num	• 0-29	0	TODO
	l	I .	1	1	auga an navt naga

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
MEM_IF_TRC		Num		0	TODO
			• 0-40		
MEM_IF_TRCD		Num		0	TODO
			• 0-11		
MEM_IF_TREFI		Ram	0000-1fff	0	TODO
MEM_IF_TRFC		Ram	00-ff	0	TODO
MEM_IF_TRP		Num		0	TODO
			• 0		
			• 2-10		
MEM_IF_TRRD		Num		0	TODO
			• 0-6		
MEM_IF_TRTP		Num		0	TODO
			• 0-8		
MEM HE TOWN		NT.		0	TODO
MEM_IF_TWR		Num	0.10	0	TODO
			• 0-12		
MEM IE TWED		NT		0	TODO
MEM_IF_TWTR		Num	0.6	0	TODO
			• 0-6		
MMR_CFG_MEN	A DI	Num		2	TODO
WINK_CFG_WED	M_BL	INUIII	• 2	2	ТОВО
			• 4		
			• 8		
			• 16		
			10		
OUTPUT_REGD		Bool	t/f	f	TODO
PDN_EXIT_CYC		Mux		disabled	TODO
	~		• disabled		
			• fast		
			• slow		
POWER_SAVING	G_EXIT_CYCLES	Ram	0-f	0	TODO
PRIORITY_REM		Mux		disabled	TODO
			 disabled 		
			• priority_0		
			• priority_1		
			• priority_2		
			• priority_3		
			• priority_4		
			• priority_5		
			• priority_6		
			• priority_7		

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
READ_ODT_CH		Mux		disabled	TODO
		111671	 disabled 	disubica	1020
			•		
			read chip0	odt0_chip1	
			•	_ · · · · · _ · · · · · · · · · · · · ·	
			read chip0	odt1_chip1	
			•	1	
			read_chip0_	odt01_chip1	
			•		
			read_chip0_	_chip1_odt0	
			•		
			read_chip0_	odt0_chip1_odt0	
			•		
			read_chip0_	odt1_chip1_odt0	
			•	1.04 1.14 1.0	
			read_chip0_	odt01_chip1_odt0	
			• 1 1 0	.1.11 . 1/1	
			read_cnip0_	chip1_odt1	
			road ahin0	odt0_chip1_odt1	
			reau_cmpo_	_odio_ciiip1_odi1	
			read chin()	odt1_chip1_odt1	
			• reau_empo_	_odt1_cmp1_odt1	
			read_chip()	odt01_chip1_odt1	
			•		
			read chin0	chip1_odt01	
			•	r	
			read chip0	odt0_chip1_odt01	
			•		
			read_chip0_	odt1_chip1_odt01	
			•		
			read_chip0_	odt01_chip1_odt01	
REORDER_DAT	Α	Bool	t/f	f	TODO
SBE_INTR		Bool	t/f	f	TODO
TEST_MODE		Bool	t/f	f	TODO
USER_ECC_EN		Bool	t/f	f	TODO

Table 12 – continued from previous page

WRITE_ODT_CHIP	Name	Instance	Туре	Values	Default	Documentation
disabled write_chip0_odt0_chip1 write_chip0_odt0_chip1 write_chip0_odt0_chip1 write_chip0_odt0_chip1 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt0 write_chip0_o						
write_chip0_odt1_chip1 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt1_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt0 w				disabled		
write_chip0_odt01_chip1 write_chip0_odt00_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt0 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt0_chip1_odt1 write_chip0_odt01_chip1_odt1 write_chip0_odt01_chip1_odt1 write_chip0_odt01_chip1_odt0 write_chi				write_chip0	_odt0_chip1	
write_chip0_chip1_odt0				write_chip0	_odt1_chip1	
write_chip0_odt0_chip1_odt0				write_chip0	_odt01_chip1	
write_chip0_odt1_chip1_odt0				write_chip0	_chip1_odt0	
write_chip0				write_chip0	_odt0_chip1_odt0	
write_chip0_chip1_odt1				write_chip0	_odt1_chip1_odt0	
write_chip0_odt0_chip1_odt1				write_chip0	_odt01_chip1_odt0	
write_chip0_odt1_chip1_odt1 write_chip0_odt01_chip1_odt1 write_chip0_odt01_chip1_odt01 write_chip0_odt0_chip1_odt01 write_chip0_odt1_chip1_odt01 write_chip0_odt01_chip1_odt01 write_chi				write_chip0	_chip1_odt1	
write_chip0_odt01_chip1_odt01 write_chip0_odt0_chip1_odt01 write_chip0_odt0_chip1_odt01 write_chip0_odt0_chip1_odt01 write_chip0_odt01_chip1_odt01 write_c				write_chip0	_odt0_chip1_odt1	
write_chip0_chip1_odt01 write_chip0_odt0_chip1_odt01 write_chip0_odt1_chip1_odt01 write_chip0_odt0_chip1_odt01 write_chip0_odt01_chip1_odt01 write_chip0_o				write_chip0	_odt1_chip1_odt1	
write_chip0_odt0_chip1_odt01 write_chip0_odt1_chip1_odt01 write_chip0_odt01_chip1_odt01 description_de				write_chip0	_odt01_chip1_odt1	
write_chip0_odt1_chip1_odt01				write_chip0	_chip1_odt01	
NST_ROM_DATA0-127				write_chip0	_odt0_chip1_odt01	
INST_ROM_DATA0-127				write_chip0	_odt1_chip1_odt01	
AC_ROM_DATA 0-39 Ram 30 bits 0 TODO AUTO_PCH_ENABLE Bool t/f f TODO CLOCK_OFF 0-5 Bool t/f f TODO CPORT_RDY_ALMGST_FULL Bool t/f f TODO CPORT_RFIFO_MAP Ram 0-3 0 TODO CPORT_TYPE 0-5 Mux disabled TODO • disabled • write • read • read • read • pi_direction TODO CPORT_WFIFO_MAP Ram 0-3 0 TODO CYC_TO_RLD_JARS Ram 00-ff 0 TODO				write_chip0	_odt01_chip1_odt0	1
AUTO_PCH_ENABLE Bool CLOCK_OFF 0-5 Bool CPORT_RDY_ALMOST_FULL Bool CPORT_RFIFO_MOAP Ram 0-3 Odisabled • write • read • read • bi_direction CPORT_WFIFO_MOAP CYC_TO_RLD_JARS Ram 0-5 Bool t/f f TODO	INST_ROM_DATA	40-127	Ram	20 bits	0	TODO
CLOCK_OFF 0-5 Bool t/f f TODO CPORT_RDY_ALMOST_FULL Bool t/f f TODO CPORT_RFIFO_MAB Ram 0-3 0 TODO CPORT_TYPE 0-5 Mux • disabled • write • read • read • • bi_direction CPORT_WFIFO_MAP Ram 0-3 0 TODO CYC_TO_RLD_JARS Ram 00-ff 0 TODO			Ram	30 bits	0	TODO
CPORT_RDY_ALMOST_FULL Bool t/f f TODO CPORT_RFIFO_MOAD Ram 0-3 0 TODO CPORT_TYPE 0-5 Mux disabled TODO • disabled • write • read • • read • bi_direction CPORT_WFIFO_MOAD Ram 0-3 0 TODO CYC_TO_RLD_JARS Ram 00-ff 0 TODO						
CPORT_RFIFO_MAP Ram 0-3 0 TODO CPORT_TYPE 0-5 Mux • disabled TODO • disabled • write • read • • read • • bi_direction CPORT_WFIFO_MAP Ram 0-3 0 TODO CYC_TO_RLD_JARS Ram 00-ff 0 TODO						
CPORT_TYPE 0-5 Mux • disabled • write • read • bi_direction						
• disabled • write • read • bi_direction				0-3		
CYC_TO_RLD_JACKS Ram 00-ff 0 TODO	CPORT_TYPE	0-5	Mux	writeread		TODO
CYC_TO_RLD_JACKS Ram 00-ff 0 TODO	CPORT WFIFO	MOASP	Ram	0-3	0	TODO

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_V	W EX GHT	Ram	00-1f	0	TODO
RCFG_USER_PF	YTI & ITY	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_	MØ4B	Num	• 0-5	0	TODO
SINGLE_READY	0-3	Mux	• concatenate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	asynchrono synchronou		TODO
USE_ALMOST_	EMABTY	Bool	t/f	f	TODO
WFIFO_CPORT_	M)AP	Num	• 0-5	0	TODO
WFIFO_RDY_AI		Bool	t/f	f	TODO
RCFG_SUM_WT	_ P RIORITY	Ram	00-ff	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
AFICTLLONGIDLE		0-1	GIN	TODO
AFICTLREFRESHDONE		0-1	GIN	TODO
AFISEQBUSY		0-1	GOUT	TODO
AVLADDRESS		0-15	GOUT	TODO
AVLREAD			GOUT	TODO
AVLREADDATA		0-31	GIN	TODO
AVLRESETN			GOUT	TODO
AVLWAITREQUEST			GIN	TODO
AVLWRITE			GOUT	TODO
AVLWRITEDATA		0-31	GOUT	TODO
BONDINGIN	0-2	0-5	GOUT	TODO
BONDINGOUT	0-2	0-5	GIN	TODO
CTLCALREQ			GIN	TODO
GLOBALRESETN			GOUT	TODO
IAVSTCMDDATA	0-5	0-41	GOUT	TODO
IAVSTCMDRESETN	0-5		GOUT	TODO
IAVSTRDCLK	0-3		DCMUX	TODO

Table 13 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
IAVSTRDREADY	0-3		GOUT	TODO
IAVSTRDRESETN	0-3		GOUT	TODO
IAVSTWRACKREADY	0-5		GOUT	TODO
IAVSTWRCLK		0-3	DCMUX	TODO
IAVSTWRDATA	0-3	0-89	GOUT	TODO
IAVSTWRRESETN	0-3		GOUT	TODO
IOINTADDRACLR		0-15	GOUT	TODO
IOINTADDRDOUT		0-63	GOUT	TODO
IOINTAFICALFAIL			GIN	TODO
IOINTAFICALSUCCESS			GIN	TODO
IOINTAFIRLAT		0-4	GIN	TODO
IOINTAFIWLAT		0-3	GIN	TODO
IOINTBAACLR		0-2	GOUT	TODO
IOINTBADOUT		0-11	GOUT	TODO
IOINTCASNACLR			GOUT	TODO
IOINTCASNDOUT		0-3	GOUT	TODO
IOINTCKDOUT		0-3	GOUT	TODO
IOINTCKEACLR		0-1	GOUT	TODO
IOINTCKEDOUT		0-7	GOUT	TODO
IOINTCKNDOUT		0-3	GOUT	TODO
IOINTCSNACLR		0-1	GOUT	TODO
IOINTCSNDOUT		0-7	GOUT	TODO
IOINTDMDOUT		0-19	GOUT	TODO
IOINTDQDIN		144-175	GIN	TODO
IOINTDQDOUT		144-175	GOUT	TODO
IOINTDQOE		72-87	GOUT	TODO
IOINTDQSBDOUT		0-19	GOUT	TODO
IOINTDQSBOE		0-9	GOUT	TODO
IOINTDQSDOUT		0-19	GOUT	TODO
IOINTDQSLOGICACLRFIFOCTRL		0-4	GOUT	TODO
IOINTDQSLOGICACLRPSTAMBLE		0-4	GOUT	TODO
IOINTDQSLOGICDQSENA		0-9	GOUT	TODO
IOINTDQSLOGICFIFORESET		0-4	GOUT	TODO
IOINTDQSLOGICINCRDATAEN		0-9	GOUT	TODO
IOINTDQSLOGICINCWRPTR		0-9	GOUT	TODO
IOINTDQSLOGICOCT		0-9	GOUT	TODO
IOINTDQSLOGICRDATAVALID		0-4	GIN	TODO
IOINTDQSLOGICREADLATENCY		0-24	GOUT	TODO
IOINTDQSOE		0-9	GOUT	TODO
IOINTODTACLR		0-1	GOUT	TODO
IOINTODTDOUT		0-7	GOUT	TODO
IOINTRASNACLR			GOUT	TODO
IOINTRASNDOUT		0-3	GOUT	TODO
IOINTRESETNACLR			GOUT	TODO
IOINTRESETNDOUT		0-3	GOUT	TODO
IOINTWENACLR			GOUT	TODO
IOINTWENDOUT		0-3	GOUT	TODO
			CDI	TODO
LOCALDEEPPOWERDNACK			GIN	TODO

Table 13 – continued from previous page

Port Name	Instance	Port bits		Documentation
LOCALDEEPPOWERDNREQ			GOUT	TODO
LOCALINITDONE			GIN	TODO
LOCALPOWERDOWNACK			GIN	TODO
LOCALREFRESHACK			GIN	TODO
LOCALREFRESHCHIP		0-1	GOUT	TODO
LOCALREFRESHREQ			GOUT	TODO
LOCALSELFRFSHACK			GIN	TODO
LOCALSELFRFSHCHIP		0-1	GOUT	TODO
LOCALSELFRFSHREQ			GOUT	TODO
MMRADDR		0-9	GOUT	TODO
MMRBE			GOUT	TODO
MMRBURSTBEGIN			GOUT	TODO
MMRBURSTCOUNT		0-1	GOUT	TODO
MMRCLK			DCMUX	TODO
MMRRDATA		0-7	GIN	TODO
MMRRDATAVALID			GIN	TODO
MMRREADREQ			GOUT	TODO
MMRRESETN			GOUT	TODO
MMRWAITREQUEST			GIN	TODO
MMRWDATA		0-7	GOUT	TODO
MMRWRITEREO			GOUT	TODO
OAMMREADY		0-5	GIN	TODO
ORDAVSTDATA	0-3	0-79	GIN	TODO
ORDAVSTVALID	0-3		GIN	TODO
OWRACKAVSTDATA	0-5		GIN	TODO
OWRACKAVSTVALID	0-5		GIN	TODO
PHYRESETN			GIN	TODO
PLLLOCKED			GOUT	TODO
PORTCLK	0-5		DCMUX	TODO
SCADDR		0-9	GOUT	TODO
SCANEN			GOUT	TODO
SCBE			GOUT	TODO
SCBURSTBEGIN			GOUT	TODO
SCBURSTCOUNT		0-1	GOUT	TODO
SCCLK			DCMUX	TODO
SCRDATA		0-7	GIN	TODO
SCRDATAVALID			GIN	TODO
SCREADREQ			GOUT	TODO
SCRESETN			GOUT	TODO
SCWAITREQUEST			GIN	TODO
SCWDATA		0-7	GOUT	TODO
SCWRITEREQ			GOUT	TODO
SOFTRESETN			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
	0-4		>	DQS16	TODO
			>	LVL	TODO
DDIOPHYDQDIN		144-175	<	GPIO:DATAOUT	TODO

Table 14 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
PHYDDIOADDRACLR		0-15	>	GPIO:ACLR	TODO
PHYDDIOADDRDOUT		0-63	>	GPIO:DATAIN	TODO
PHYDDIOBAACLR			>	GPIO:ACLR	TODO
PHYDDIOBADOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCASNACLR			>	GPIO:ACLR	TODO
PHYDDIOCASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKEACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCKEDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIOCKNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCSNACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCSNDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIODMDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQDOUT		144-175	>	GPIO:DATAIN	TODO
PHYDDIODQOE		72-87	>	GPIO:OEIN	TODO
PHYDDIODQSBDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSBOE		0-9	>	GPIO:OEIN	TODO
PHYDDIODQSDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSOE		0-9	>	GPIO:OEIN	TODO
PHYDDIOODTACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOODTDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIORASNACLR			>	GPIO:ACLR	TODO
PHYDDIORASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIORESETNACLR			>	GPIO:ACLR	TODO
PHYDDIORESETNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOWENACLR			>	GPIO:ACLR	TODO
PHYDDIOWENDOUT		0-3	>	GPIO:DATAIN	TODO

2.3.20 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.

HPS_BOOT

Port Name	Instance	Port bits	Route node type	Documentation
BOOT_FROM_FPGA_ON_FAILURE			GOUT	TODO
BOOT_FROM_FPGA_READY			GOUT	TODO
BSEL		0-2	GOUT	TODO
BSEL_EN			GOUT	TODO
CSEL		0-1	GOUT	TODO
CSEL_EN			GOUT	TODO

HPS_CLOCKS

Name	Instance	Type	Values	Default	Documentation
RIGHT_CLOCK_SEL	0-8	Ram	0-3	3	TODO
TOP_CLOCK_SEL	0-8	Ram	0-3	3	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKOUT	0	0-3	>	CMUXHG:PLLIN	TODO
CLKOUT	0	0-8	>	CMUXHR:PLLIN	TODO
CLKOUT	1	5-8	>	CMUXVG:PLLIN	TODO
CLKOUT	1	0-8	>	CMUXVR:PLLIN	TODO

HPS_CLOCKS_RESETS

Port Name	Instance	Port bits	Route node type	Documentation
F2H_COLD_RST_REQ_N			GOUT	TODO
F2H_DBG_RST_REQ_N			GOUT	TODO
F2H_PENDING_RST_ACK			GOUT	TODO
F2H_PERIPH_REF_CLK			DCMUX	TODO
F2H_SDRAM_REF_CLK			DCMUX	TODO
F2H_WARM_RST_REQ_N			GOUT	TODO
H2F_PENDING_RST_REQ_N			GIN	TODO
PTP_REF_CLK			DCMUX	TODO

HPS_CROSS_TRIGGER

Port Name	Instance	Port bits	Route node type	Documentation
ASICCTL		0-7	GIN	TODO
CLK			DCMUX	TODO
CLK_EN			GOUT	TODO
TRIG_IN		0-7	GOUT	TODO
TRIG_INACK		0-7	GIN	TODO
TRIG_OUT		0-7	GIN	TODO
TRIG_OUTACK		0-7	GOUT	TODO

HPS_DBG_APB

Port Name	Instance	Port bits	Route node type	Documentation
DBG_APB_DISABLE			GOUT	TODO
P_ADDR		0-17	GIN	TODO
P_ADDR_31			GIN	TODO
P_CLK			DCMUX	TODO
P_CLK_EN			GOUT	TODO
P_ENABLE			GIN	TODO
P_RDATA		0-31	GOUT	TODO
P_READY			GOUT	TODO
P_RESET_N			GIN	TODO
P_SEL			GIN	TODO
P_SLV_ERR			GOUT	TODO
P_WDATA		0-31	GIN	TODO
P_WRITE			GIN	TODO

HPS_DMA

Port Name	Instance	Port bits	Route node type	Documentation
ACK	0-7		GIN	TODO
REQ	0-7		GOUT	TODO
SINGLE	0-7		GOUT	TODO

HPS_FPGA2HPS

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-31	GOUT	TODO
ARBURST		0-1	GOUT	TODO
ARCACHE		0-3	GOUT	TODO
ARID		0-7	GOUT	TODO
ARLEN		0-3	GOUT	TODO
ARLOCK		0-1	GOUT	TODO
ARPROT		0-2	GOUT	TODO
ARREADY			GIN	TODO
ARSIZE		0-2	GOUT	TODO
ARUSER		0-4	GOUT	TODO
ARVALID			GOUT	TODO
AWADDR		0-31	GOUT	TODO
AWBURST		0-1	GOUT	TODO
AWCACHE		0-3	GOUT	TODO
AWID		0-7	GOUT	TODO
AWLEN		0-3	GOUT	TODO
AWLOCK		0-1	GOUT	TODO
AWPROT		0-2	GOUT	TODO
AWREADY			GIN	TODO
AWSIZE		0-2	GOUT	TODO

Table 15 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
AWUSER		0-4	GOUT	TODO
AWVALID			GOUT	TODO
BID		0-7	GIN	TODO
BREADY			GOUT	TODO
BRESP		0-1	GIN	TODO
BVALID			GIN	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GIN	TODO
RID		0-7	GIN	TODO
RLAST			GIN	TODO
RREADY			GOUT	TODO
RRESP		0-1	GIN	TODO
RVALID			GIN	TODO
WDATA		0-127	GOUT	TODO
WID		0-7	GOUT	TODO
WLAST			GOUT	TODO
WREADY			GIN	TODO
WSTRB		0-15	GOUT	TODO
WVALID			GOUT	TODO

HPS_FPGA2SDRAM

Port Name	Instance	Port bits	Route node type	Documentation
BONDING_OUT	0-1	0-3	GIN	TODO
CFG_AXI_MM_SELECT		0-5	GOUT	TODO
CFG_CPORT_RFIFO_MAP		0-17	GOUT	TODO
CFG_CPORT_TYPE		0-11	GOUT	TODO
CFG_CPORT_WFIFO_MAP		0-17	GOUT	TODO
CFG_PORT_WIDTH		0-11	GOUT	TODO
CFG_RFIFO_CPORT_MAP		0-15	GOUT	TODO
CFG_WFIFO_CPORT_MAP		0-15	GOUT	TODO
CMD_DATA	0-5	0-59	GOUT	TODO
CMD_PORT_CLK	0-5		DCMUX	TODO
CMD_READY	0-5		GIN	TODO
CMD_VALID	0-5		GOUT	TODO
RD_CLK	0-3		DCMUX	TODO
RD_DATA	0-3	0-79	GIN	TODO
RD_READY	0-3		GOUT	TODO
RD_VALID	0-3		GIN	TODO
WRACK_DATA	0-5	0-9	GIN	TODO
WRACK_READY	0-5		GOUT	TODO
WRACK_VALID	0-5		GIN	TODO
WR_CLK	0-3		DCMUX	TODO
WR_DATA	0-3	0-89	GOUT	TODO
WR_READY	0-3		GIN	TODO
WR_VALID	0-3		GOUT	TODO

HPS_HPS2FPGA

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-29	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-29	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-127	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-15	GIN	TODO
WVALID			GIN	TODO

HPS_HPS2FPGA_LIGHT_WEIGHT

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-20	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-20	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
RDATA		0-31	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-31	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-3	GIN	TODO
WVALID			GIN	TODO

HPS_INTERRUPTS

Port Name	Instance	Port bits	Route node type	Documentation
H2F_CAN_IRQ	0-1		GIN	TODO
H2F_CLKMGR_IRQ			GIN	TODO
H2F_CTI_IRQ_N	0-1		GIN	TODO
H2F_DMA_ABORT_IRQ			GIN	TODO
H2F_DMA_IRQ	0-7		GIN	TODO
H2F_EMAC_IRQ	0-1		GIN	TODO
H2F_FPGA_MAN_IRQ			GIN	TODO
H2F_GPIO_IRQ	0-2		GIN	TODO
H2F_I2C_EMAC_IRQ	0-1		GIN	TODO
H2F_I2C_IRQ	0-1		GIN	TODO
H2F_L4SP_IRQ	0-1		GIN	TODO
H2F_MPUWAKEUP_IRQ			GIN	TODO
H2F_NAND_IRQ			GIN	TODO
H2F_OSC_IRQ	0-1		GIN	TODO
H2F_QSPI_IRQ			GIN	TODO
H2F_SDMMC_IRQ			GIN	TODO
H2F_SPI_IRQ	0-3		GIN	TODO
H2F_UART_IRQ	0-1		GIN	TODO
H2F_USB_IRQ	0-1		GIN	TODO
H2F_WDOG_IRQ	0-1		GIN	TODO
IRQ		0-63	GOUT	TODO

HPS_JTAG

Port Name	Instance	Port bits	Route node type	Documentation
NENAB_JTAG			GIN	TODO
NTRST			GIN	TODO
TCK			GIN	TODO
TDI			GIN	TODO
TMS			GIN	TODO

HPS_LOAN_IO

Port Name	Instance	Port bits	Route node type	Documentation
INPUT_ONLY		0-13	GIN	TODO
LOANIO_IN		0-70	GIN	TODO
LOANIO_OE		0-70	GOUT	TODO
LOANIO_OUT		0-70	GOUT	TODO

HPS_MPU_EVENT_STANDBY

Port Name	Instance	Port bits	Route node type	Documentation
EVENTI			GOUT	TODO
EVENTO			GIN	TODO
STANDBYWFE		0-1	GIN	TODO
STANDBYWFI		0-1	GIN	TODO

HPS_MPU_GENERAL_PURPOSE

Port Name	Instance	Port bits	Route node type	Documentation
GP_IN		0-31	GOUT	TODO
GP_OUT		0-31	GIN	TODO

HPS_PERIPHERAL_CAN

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_EMAC

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK_RX_I			DCMUX	TODO
CLK_TX_I			DCMUX	TODO
GMII_MDC_O			GIN	TODO
GMII_MDI_I			GOUT	TODO
GMII_MDO_O			GIN	TODO
GMII_MDO_O_E			GIN	TODO
PHY_COL_I			GOUT	TODO
PHY_CRS_I			GOUT	TODO
PHY_RXDV_I			GOUT	TODO
PHY_RXD_I		0-7	GOUT	TODO
PHY_RXER_I			GOUT	TODO
PHY_TXD_O		0-7	GIN	TODO
PHY_TXEN_O			GIN	TODO
PHY_TXER_O			GIN	TODO
PTP_AUX_TS_TRIG_I			GOUT	TODO
PTP_PPS_O			GIN	TODO
RST_CLK_RX_N_O			GIN	TODO
RST_CLK_TX_N_O			GIN	TODO

HPS_PERIPHERAL_I2C

(4 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
OUT_CLK			GIN	TODO
OUT_DATA			GIN	TODO
SCL			DCMUX	TODO
SDA			GOUT	TODO

HPS_PERIPHERAL_NAND

Port Name	Instance	Port bits	Route node type	Documentation
ADQ_IN		0-7	GOUT	TODO
ADQ_OE			GIN	TODO
ADQ_OUT		0-7	GIN	TODO
ALE			GIN	TODO
CEBAR		0-3	GIN	TODO
CLE			GIN	TODO
RDY_BUSY		0-3	GOUT	TODO
REBAR			GIN	TODO
WEBAR			GIN	TODO
WPBAR			GIN	TODO

HPS_PERIPHERAL_QSPI

Port Name	Instance	Port bits	Route node type	Documentation
MI	0-3		GOUT	TODO
MO	0-3		GIN	TODO
N_MO_EN		0-3	GIN	TODO
N_SS_OUT		0-3	GIN	TODO

HPS_PERIPHERAL_SDMMC

Port Name	Instance	Port bits	Route node type	Documentation
CARD_INTN_I			GOUT	TODO
CCLK_OUT			GIN	TODO
CDN_I			GOUT	TODO
CLK_IN			GOUT	TODO
CMD_EN			GIN	TODO
CMD_I			GOUT	TODO
CMD_O			GIN	TODO
DATA_EN		0-7	GIN	TODO
DATA_I		0-7	GOUT	TODO
DATA_O		0-7	GIN	TODO
PWR_ENA_O			GIN	TODO
RSTN_O			GIN	TODO
VS_O			GIN	TODO
WP_I			GOUT	TODO

HPS_PERIPHERAL_SPI_MASTER

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
SS_N	0-3		GIN	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_SPI_SLAVE

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SCLK_IN			DCMUX	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_UART

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CTS			GOUT	TODO
DCD			GOUT	TODO
DSR			GOUT	TODO
DTR			GIN	TODO
OUT_N	0-1		GIN	TODO
RI			GOUT	TODO
RTS			GIN	TODO
RXD			GOUT	TODO
TXD			GIN	TODO

HPS_PERIPHERAL_USB

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK			DCMUX	TODO
DATAIN		0-7	GOUT	TODO
DATAOUT		0-7	GIN	TODO
DATA_OUT_EN		0-7	GIN	TODO
DIR			GOUT	TODO
NXT			GOUT	TODO
STP			GIN	TODO

HPS_STM_EVENT

Port Name	Instance	Port bits	Route node type	Documentation
STM_EVENT		0-27	GOUT	TODO

HPS_TEST

Port Name	Instance	Port bits	Route node type	Documentation
CFG_DFX_BYPASS_ENABLE			GOUT	TODO
DFT_IN_FPGA_ATPG_EN			GOUT	TODO
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN		0-5	GOUT	TODO
DFT_IN_FPGA_AVSTRDCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_AVSTWRCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_BISTEN			GOUT	TODO
DFT_IN_FPGA_BIST_CPU_SI			GOUT	TODO
DFT_IN_FPGA_BIST_L2_SI			GOUT	TODO
DFT_IN_FPGA_BIST_NRST			GOUT	TODO
DFT_IN_FPGA_BIST_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_BIST_SE			GOUT	TODO

Table 18 – continued from previous page

Table 18 – co				
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_CANTESTEN	0-1		GOUT	TODO
DFT_IN_FPGA_CFGTESTEN			GOUT	TODO
DFT_IN_FPGA_CTICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_DBGATTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTMTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTRTESTEN			GOUT	TODO
DFT_IN_FPGA_DDR2XDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQTESTEN			GOUT	TODO
DFT_IN_FPGA_DLLNRST			GOUT	TODO
DFT_IN_FPGA_DLLUPDWNEN			GOUT	TODO
DFT_IN_FPGA_DLLUPNDN			GOUT	TODO
DFT_IN_FPGA_DQSUPDTEN		0-4	GOUT	TODO
DFT_IN_FPGA_ECCBYP			GOUT	TODO
DFT_IN_FPGA_EMACTESTEN	0-1		GOUT	TODO
DFT_IN_FPGA_F2SAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_F2SPCLKDBG_TESTEN			GOUT	TODO
DFT_IN_FPGA_FMBHNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMCSREN			GOUT	TODO
DFT_IN_FPGA_FMNIOTRI			GOUT	TODO
DFT IN FPGA FMPLNIOTRI			GOUT	TODO
DFT_IN_FPGA_GPIODBTESTEN			GOUT	TODO
DFT_IN_FPGA_HIOCLKIN0			GOUT	TODO
DFT_IN_FPGA_HIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANIN		0-1	GOUT	TODO
DFT_IN_FPGA_HIOSCLR			GOUT	TODO
DFT IN FPGA IPSCCLK			GOUT	TODO
DFT IN FPGA IPSCENABLE		0-11	GOUT	TODO
DFT_IN_FPGA_IPSCIN			GOUT	TODO
DFT_IN_FPGA_IPSCUPDATE			GOUT	TODO
DFT_IN_FPGA_L3MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L3MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L3SPTESTEN			GOUT	TODO
DFT_IN_FPGA_L4MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L4MPTESTEN			GOUT	TODO
DFT IN FPGA L4SPTESTEN			GOUT	TODO
DFT_IN_FPGA_LWH2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_MEM_CPU_SI			GOUT	TODO
DFT_IN_FPGA_MEM_L2_SI			GOUT	TODO
DFT_IN_FPGA_MEM_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_MEM_SE			GOUT	TODO
DFT_IN_FPGA_MPUL2RAMTESTEN			GOUT	TODO
DFT IN FPGA MPUPERITESTEN			GOUT	TODO
DFT IN FPGA MPUTESTEN			GOUT	TODO
DFT_IN_FPGA_MPU_SCAN_MODE			GOUT	TODO
DFT IN FPGA MTESTEN			GOUT	TODO
DFT IN FPGA NANDTESTEN			GOUT	TODO
2. 1_II1_II 0/1_I/IIID IDDIDIV		<u> </u>		10DO

Table 18 – continued from previous page

Table 18 – co				
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_NANDXTESTEN			GOUT	TODO
DFT_IN_FPGA_OCTCLKENUSR			GOUT	TODO
DFT_IN_FPGA_OCTCLKUSR			GOUT	TODO
DFT_IN_FPGA_OCTENSERUSER			GOUT	TODO
DFT_IN_FPGA_OCTNCLRUSR			GOUT	TODO
DFT_IN_FPGA_OCTS2PLOAD			GOUT	TODO
DFT_IN_FPGA_OCTSCANCLK			GOUT	TODO
DFT_IN_FPGA_OCTSCANEN			GOUT	TODO
DFT_IN_FPGA_OCTSCANIN			GOUT	TODO
DFT_IN_FPGA_OCTSERDATA			GOUT	TODO
DFT_IN_FPGA_OSC1TESTEN			GOUT	TODO
DFT_IN_FPGA_PIPELINE_SE_ENABLE			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS_SEL			GOUT	TODO
DFT_IN_FPGA_PLLTEST_INPUT_EN			GOUT	TODO
DFT_IN_FPGA_PLL_ADVANCE			GOUT	TODO
DFT_IN_FPGA_PLL_BG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BG_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BWADJ		0-11	GOUT	TODO
DFT_IN_FPGA_PLL_CLKF		0-12	GOUT	TODO
DFT_IN_FPGA_PLL_CLKOD		0-8	GOUT	TODO
DFT_IN_FPGA_PLL_CLKR		0-5	GOUT	TODO
DFT_IN_FPGA_PLL_CLK_SELECT	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_ENSAT			GOUT	TODO
DFT_IN_FPGA_PLL_FASTEN			GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESETALL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_EXT_SEL			GOUT	TODO
DFT_IN_FPGA_PLL_REG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_DRV			GOUT	TODO
DFT IN FPGA PLL REG TEST OUT			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_REP			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_SEL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_RESET	0-2		GOUT	TODO
DFT IN FPGA PLL STEP			GOUT	TODO
DFT_IN_FPGA_PLL_TEST	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_TESTBUS_SEL		0-4	GOUT	TODO
DFT_IN_FPGA_PSTDQSENA			GOUT	TODO
DFT_IN_FPGA_QSPITESTEN			GOUT	TODO
DFT_IN_FPGA_S2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_SCANIN		0-389	GOUT	TODO
DFT_IN_FPGA_SCAN_EN		0 000	GOUT	TODO
DFT_IN_FPGA_SDMMCTESTEN			GOUT	TODO
DFT_IN_FPGA_SPIMTESTEN			GOUT	TODO
DFT_IN_FPGA_TEST_CKEN			GOUT	TODO
DFT IN FPGA TEST CLK			DCMUX	TODO
DFT_IN_FPGA_TEST_CLKOFF			GOUT	TODO
DI I_III_II OA_ILDI_CLROIT				TODO

Table 18 – continued from previous page

Table 18 – co			· ·	
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN			GOUT	TODO
DFT_IN_FPGA_USBMPTESTEN			GOUT	TODO
DFT_IN_FPGA_USBULPICLK_TESTEN		0-1	GOUT	TODO
DFT_IN_FPGA_VIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANIN			GOUT	TODO
DFT_IN_HPS_TESTMODE_N			GOUT	TODO
DFT_OUT_FPGA_BIST_CPU_SO			GIN	TODO
DFT_OUT_FPGA_BIST_L2_SO			GIN	TODO
DFT_OUT_FPGA_BIST_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_DLLLOCKED			GIN	TODO
DFT_OUT_FPGA_DLLSETTING		0-6	GIN	TODO
DFT_OUT_FPGA_DLLUPDWNCORE			GIN	TODO
DFT_OUT_FPGA_HIOCDATA3IN		0-44	GIN	TODO
DFT_OUT_FPGA_HIODQSOUT		0-4	GIN	TODO
DFT_OUT_FPGA_HIODQSUNGATING		0-4	GIN	TODO
DFT_OUT_FPGA_HIOOCTRT		0-4	GIN	TODO
DFT_OUT_FPGA_HIOSCANOUT		0-1	GIN	TODO
DFT_OUT_FPGA_IPSCOUT		0-4	GIN	TODO
DFT_OUT_FPGA_MEM_CPU_SO			GIN	TODO
DFT_OUT_FPGA_MEM_L2_SO			GIN	TODO
DFT_OUT_FPGA_MEM_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_OCTCLKUSRDFT			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RDN			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RUP			GIN	TODO
DFT_OUT_FPGA_OCTSCANOUT			GIN	TODO
DFT_OUT_FPGA_OCTSERDATA			GIN	TODO
DFT_OUT_FPGA_PLL_TESTBUS_OUT		0-2	GIN	TODO
DFT_OUT_FPGA_PSTTRACKSAMPLE		0-4	GIN	TODO
DFT_OUT_FPGA_PSTVFIFO		0-4	GIN	TODO
DFT_OUT_FPGA_SCANOUT_100_126		0-26	GIN	TODO
DFT_OUT_FPGA_SCANOUT_131_250		0-119	GIN	TODO
DFT_OUT_FPGA_SCANOUT_15_83		0-68	GIN	TODO
DFT_OUT_FPGA_SCANOUT_254_264		0-10	GIN	TODO
DFT_OUT_FPGA_SCANOUT_271_389		0-118	GIN	TODO
DFT_OUT_FPGA_SCANOUT_2_3		0-1	GIN	TODO
DFT OUT FPGA VIOSCANOUT			GIN	TODO
DFX_IN_FPGA_T2_CLK			GOUT	TODO
DFX_IN_FPGA_T2_DATAIN			GOUT	TODO
DFX_IN_FPGA_T2_SCAN_EN_N			GOUT	TODO
DFX OUT FPGA DATA		0-17	GIN	TODO
DFX_OUT_FPGA_DCLK			GIN	TODO
DFX OUT FPGA OSC1 CLK			GIN	TODO
DFX_OUT_FPGA_PR_REQUEST			GIN	TODO
DFX_OUT_FPGA_S2F_DATA		0-31	GIN	TODO
DFX_OUT_FPGA_SDRAM_OBSERVE	+	0-4	GIN	TODO
DFX OUT FPGA T2 DATAOUT	+		GIN	TODO
DFX_SCAN_CLK	+		GOUT	TODO
DFX_SCAN_DIN			GOUT	TODO
DIA_SCAR_DIN				TODO

Table 18 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFX_SCAN_DOUT			GIN	TODO
DFX_SCAN_EN			GOUT	TODO
DFX_SCAN_LOAD			GOUT	TODO
F2S_CTRL			GOUT	TODO
F2S_JTAG_ENABLE_CORE			GOUT	TODO

HPS_TPIU_TRACE

Port Name	Instance	Port bits	Route node type	Documentation
TRACECLKIN			DCMUX	TODO
TRACECLK_CTL			GOUT	TODO
TRACE_DATA		0-31	GIN	TODO

2.4 Options

Name	Туре	Values	Default	Documentation
ALLOW_DEVICE_W	VIBDEDIOUTPUT_ENAF	BILÆ_DIS	f	TODO
COMPRESSION_DIS	S Bool	t/f	f	TODO
CRC_DIVIDE_ORDI	ERNum	• 0-8	0	TODO
CRC_ERROR_DETE	CBTON_EN	t/f	f	TODO
CVPCIE_MODE	Ram	0-3	0	TODO
CVP_CONF_DONE_		t/f	f	TODO
DEVICE_WIDE_RES	SHBTO_CEN	t/f	f	TODO
DRIVE_STRENGTH	Ram	0-3	0	TODO
IDCODE	Ram	00-ff		TODO
IOCSR_READY_FRO	OMMo@ISR_DONE_EN	t/f	f	TODO
JTAG_ID	Ram	32 bits		TODO
NCEO_DIS	Bool	t/f	f	TODO
OCT_DONE_DIS	Bool	t/f	f	TODO
OPT_A	Ram	0000-ffff		TODO
OPT_B	Ram	64 bits		TODO
RELEASE_CLEARS	_BB65ORE_TRISTATE	S <u>t</u> ADIS	f	TODO
RETRY_CONFIG_O	N <u>B</u> IGRIROR_EN	t/f	f	TODO
START_UP_CLOCK	Ram	00-ff	40	TODO

2.4. Options 113

CHAPTER

THREE

CYCLONEV LIBRARY USAGE

3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};
const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Enum	Type	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
  char pcie, gxb, hmc;
  uint16_t io, gpio;
struct variant_info {
 const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- variant its associated variant_info
- · package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- gpio number of fpga-usable gpios

The Variant fields are:

- name name of the variant, for instance se120b
- die its associated die_info

- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile_sx, tile_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model *. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

3.4 pos, rnode and pnode

The type pos_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
std::string rn2s(rnode_t rn);
```

A rnode_t represents a note in the routing network. It is characterized by its type (rnode_type_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different

components. rnode_types_names gives the string representation for every rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                                    // Port node id
enum block type t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex,_
→int16_t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_
→t bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt (pnode_t pn);
constexpr uint32_t
constexpr int8_t
constexpr int16_t
pn2x (pnode_t pn);
pn2y (pnode_t pn);
pn2bi (pnode_t pn);
pn2bi (pnode_t pn);
pn2pi (pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode_t represents a port of a logical block. It is characterized by the block type (block_type_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port_type_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block_type_t value 0 is BNONE, the port_type_t value 0 is PNONE, and pnode_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode_t to rnode_t when needed. rnode_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route_all_active_links gives all current active connections. route_frontier_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

3.6 Logic block management

The numerous xxx_get_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, m10k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps_index_t enum.

Alternatively the pos_get_bels() method gives the (possibly empty) list of logic blocks present in a given tile.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };
enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;
struct bmux setting t {
 block_type_t btype;
 pos_t pos;
 bmux_type_t mux;
 int midx;
 int type;
 bool def;
 uint32 t s; // bmux type t, or number, or bool value, or count of bits for ram
 std::vector<uint8_t> r;
};
int bmux_type(block_type_t btype, pos_t pos, bmux_type_t mux, int midx) const;
bool bmux_get(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_setting_
→t &s) const;
bool bmux_set(const bmux_setting_t &s);
bool bmux_m_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_type_t_
bool bmux_n_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint32_t s);
bool bmux_b_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bool s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint64_t s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, const_
std::vector<bmux_setting_t> bmux_get() const;
```

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux_type_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), booolean (MT_BOOL) and ram (MT_RAM).

bmux_type looks up a mux and returns its MT_* type, or -1 if it doesn't exist. bmux_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux_set sets a mux generically, and the bmux_*_set sets it per-type.

The no-parameter bmux_get version returns the state of all muxes of the FPGA.

3.7 Inverters management

```
struct inv_setting_t {
   rnode_t node;
   bool value;
   bool def;
};

std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv_get() returns the state of the programmable inverters, and inv_set sets the state of one. The field def is currently very incorrect.

3.8 Pin/package management

```
enum pin_flags_t : uint32_t {
 PIN_IO_MASK = 0x00000007,
 PIN_HPS = 0x00000008, // Hardware Processor System
 PIN_DIFF_MASK = 0x00000070,
 PIN_DM = 0x00000010,
PIN_DQS = 0x00000020,
 PIN_DQS_DIS = 0x00000030,
 PIN_DQSB = 0x00000040,
 PIN_DQSB_DIS = 0x00000050,
 PIN_TYPE_MASK = 0x00000f00,
 PIN\_DO\_NOT\_USE = 0x00000100,
 PIN\_GXP\_RREF = 0x00000200,
 PIN_NC = 0x00000300,
PIN_VCC = 0x00000400,
 PIN_VCCL_SENSE = 0x00000500,
 PIN_VCCN = 0x00000600,
 PIN_VCCPD = 0x0000700,
PIN_VREF = 0x00000800,
PIN_VSS = 0x00000900,
 PIN_VSS_SENSE = 0x00000a00,
};
struct pin_info_t {
 uint8_t x;
```

(continued from previous page)

```
uint8_t y;
uint16_t pad;
uint32_t flags;
const char *name;
const char *function;
const char *io_block;
double r, c, l, length;
int delay_ps;
int index;
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
```

The pin_info_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire
- delay_ps usual signal transmission delay is ps
- index pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag

The pin_find_pos method looks up a pin from a gpio tile/index combination.

3.9 Options

```
struct opt_setting_t {
 bmux_type_t mux;
 bool def;
 int type;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
 std::vector<uint8_t> r;
};
int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

3.9. Options 121

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf_load parses a raw bitstream file from memory and loads the state from it. rbf_save generats a rbf from the current state.

CHAPTER

FOUR

THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

4.5 bels

```
mistral-cv bels <model>
```

Dumps a list of all the logic elements of a model (only depends on the die in practice).

4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

4.7 comp

```
mistral-cv comp <file.bt> <file.rbf>
```

Compiles a source into a bitstream. The source includes the model information.

4.8 diff

```
mistral-cv diff <model> <file1.rbf> <file2.rbf>
```

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

CHAPTER

FIVE

MISTRAL CYCLONEV LIBRARY INTERNALS

5.1 Structure

A large part of the library is generated code from information in the data directory. The exception is the routing data that is converter to compressed binary and put in the gdata directory. All the conversions are done with python programs and shell scripts in the tools directory.

5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001 

→3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.

$\ightarrow$004.0003$
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

The python script routes-to-bin.py loads this file and generated a compressed binary version in gdata which matches the rmux structure. The script mkroutes.sh generates it for all die types.

5.3 Block muxes

The lists of block muxes and options muxes are independent of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and: indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by 'l', or they're set as one set per line start with an indented '*'.

The lab, mlok, mlok, mlok, mlok and hps_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux_to_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux_to_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks_to_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv_to_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks_to_source.py takes care of it.

5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg_to_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models_to_source.py called by mkmodels.sh.

5.4. Logic blocks 127