
Mistral documentation

Release 1.0

Dec 26, 2020

CONTENTS

| | | |
|----------|------------------------------|----------|
| 1 | The Cyclone V FPGA | 1 |
| 1.1 | The FPGAs | 1 |
| 1.2 | Bitstream stucture | 2 |

THE CYCLONE V FPGA

1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

1.2 Bitstream stucture

The bitstream is build from three rams:

- Option ram
- Peripheral ram
- Configuration ram