# **Mistral documentation**

Release 1.0

# **CONTENTS**

1	The C		1
	1.1	The FPGAs	1
	1.2	Bitstream stucture	2
	1.3	Logic blocks	2
	1.4		3
	1.5		3
2	Cyclo	A	5
	2.1	Routing network	5
	2.2	Inner logic blocks	6
	2.3	Peripheral logic blocks	9
	2.4	Options	2
3	•	oneV library usage	-
	3.1	Library structure	3
	3.2	Packages	3
	3.3	Model information	4
	3.4	pos, rnode and pnode	5
	3.5	Routing network management	
	3.6	Logic block management	7
	3.7	Inverters management	8
	3.8	Pin/package management	8
	3.9	Options	
	3.10	Bitstream management	
4		mistral-cv command-line program 12	
	4.1	models	
	4.2	routes	
	4.3	routes2	
	4.4	cycle	
	4.5	bels	2
	4.6	decomp	2
	4.7	comp	2
	4.8	diff	2
_	·		
5		ral CycloneV library internals	-
	5.1	Structure	
	5.2	Routing data	
	5.3	Block muxes	
	5.4	Logic blocks	:5

5.5	Inverters	125
5.6	Forced-1 bits	125
5.7	Packages	125
5.8	Models	125

### THE CYCLONE V FPGA

### 1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

#### 1.2 Bitstream stucture

The bitstream is built from three rams:

- Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

# 1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64\*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: \* Boolean \* Symbolic, where the choice is between alphanumeric states \* Numeric, where the choice is between a fixed set of numeric value \* Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

# 1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

# 1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

#### CYCLONEV INTERNALS DESCRIPTION

## 2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter.

# 2.2 Inner logic blocks

### 2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Name	Instance	Туре	Values	Default	Documentation
ARITH_SEL	0-9	Mux	• adder • lut	lut	TODO
BCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	TODO
BCLR_SEL	0-9	Num	• 0-1	0	TODO
BDFF0	0-9	Mux	• reg • nlut	reg	TODO
BDFF1	0-9	Mux	• reg • nlut	reg	TODO
BDFF1L	0-9	Mux	• reg • nlut	reg	TODO
BEF_SEL	0-9	Mux	• e • f	e	TODO
BPKREG0	0-9	Bool	t/f	f	TODO
BPKREG1	0-9	Bool	t/f	f	TODO
BSCLR_DIS	0-9	Bool	t/f	f	TODO
BSLOAD_EN	0-9	Bool	t/f	f	TODO
B_FEEDBACK_		Num	• 0-1	0	TODO
LUT_MASK	0-9	Ram	64 bits	0	TODO

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
MODE	0-9	Mux		16	TODO
			• 15		
			• 15_ft		
			• 15_fb		
			• 15_ftb		
			• 16		
			• 16_ft		
			• 16_fb • 16_ftb		
			• 17_e0		
			• 17_e0_ft		
			• 17_e0_fb		
			• 17_e0_ftb		
			• 17_e1		
			• 17_e1_ft		
			• 17_e1_fb		
			• 17_e1_ftb		
SHARE	0-9	Bool	t/f	f	TODO
TCLK_SEL	0-9	Mux	U1	off	TODO
		1	• off		
			• clk0		
			• clk1		
			• clk2		
TCLR_SEL	0-9	Num		0	TODO
ICLK_SEL	0-9	Num	• 0-1		ТОДО
TDFF0	0-9	Mux		reg	TODO
			• reg		
			• nlut		
TDFF1	0-9	Mux		reg	TODO
			• reg		
			• nlut		
TDFF1L	0-9	Mux		reg	TODO
IDITIL		IVIUA	• reg	105	1000
			• nlut		
			inut		
TEF_SEL	0-9	Mux		e	TODO
			• e		
			• f		
TPKREG0	0-9	Bool	t/f	f	TODO
TPKREG1	0-9	Bool	t/f	f	TODO
TSCLR_DIS	0-9	Bool	t/f	f	TODO
TSLOAD_EN	0-9	Bool	t/f	f	TODO
		I			ntinues on next page

Table 1 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
T_FEEDBACK_\$BD-9	Num	• 0-1	0	TODO
ACLR0_INV	Bool	t/f	f	TODO
ACLR0_SEL	Mux	• gin1 • clki2	gin1	TODO
ACLR1_INV	Bool	t/f	f	TODO
ACLR1_SEL	Mux	• gin0 • clki3	gin0	TODO
BTO_DIS	Bool	t/f	f	TODO
BYPASS_DIS	Bool	t/f	t	TODO
CLK0_INV	Bool	t/f	f	TODO
CLK0_SEL	Mux	• clka • clkb	clka	TODO
CLK1_INV	Bool	t/f	f	TODO
CLK1_SEL	Mux	• clka • clkb	clka	TODO
CLK2_INV	Bool	t/f	f	TODO
CLK2_SEL	Mux	• clka • clkb	clka	TODO
CLKA_SEL	Mux	• clki0 • gin2	clki0	TODO
CLKB_SEL	Mux	• clki1 • gin3	clki1	TODO
DFT_MODE	Mux	• off • on • dft_pprog	on	TODO
EN0_EN	Bool	t/f	t	TODO
EN0_NINV	Bool	t/f	t	TODO
EN0_SEL	Mux	• gin1 • gin3	gin1	TODO
EN1_EN	Bool	t/f	t	TODO

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
EN1_NINV		Bool	t/f	t	TODO
EN1_SEL		Mux		gin3	TODO
			• gin0		
			• gin3		
EN2_EN		Bool	t/f	t	TODO
EN2_NINV		Bool	t/f	t	TODO
EN_SCLK_LOAI	D_WHAT	Bool	t/f	f	TODO
REGSCAN_LATO	CH_EN	Bool	t/f	f	TODO
SCLR_INV		Bool	t/f	f	TODO
SCLR_MUX		Mux		gin3	TODO
			• gin3		
			• gin2		
SLOAD_INV		Bool	t/f	t	TODO
SLOAD_SEL		Mux		gin0	TODO
			• gin0		
			• gin3		
TTO_DIS		Bool	t/f	f	TODO

### 2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

TODO: address/data wiring in RAM/ROM mode.

Name	Instance	Туре	Values	Default	Documentation
ACLR0_INV		Bool	t/f	f	TODO
ACLR0_SEL		Mux	• gin1 • clki2	gin1	TODO
ACLR1_INV		Bool	t/f	f	TODO
ACLR1_SEL		Mux	• gin0 • clki3	gin0	TODO
BTO_DIS		Bool	t/f	f	TODO
BYPASS_DIS		Bool	t/f	t	TODO
CLK0_INV		Bool	t/f	f	TODO
CLK0_SEL		Mux	• clka • clkb	clka	TODO
CLK1_INV		Bool	t/f	f	TODO

Table 2 – continued from previous page

News			nued from previous pa		D
Name	Instance	Type	Values	Default	Documentation
CLK1_SEL		Mux	11	clka	TODO
			• clka		
			• clkb		
CL V2 INV		D 1	t/f	C	TODO
CLK2_INV		Bool	V1	f	TODO TODO
CLK2_SEL		Mux	• 01150	clka	1000
			• clka • clkb		
			CIKU		
CLKA_SEL		Mux		clki0	TODO
CERT_SEE		111471	• clki0	CIRIO	1020
			• gin2		
			8		
CLKB_SEL		Mux		clki1	TODO
			• clki1		
			• gin3		
DFT_MODE		Mux		on	TODO
			• off		
			• on		
			<ul> <li>dft_pprog</li> </ul>		
77.70			10		
ENO_EN		Bool	t/f t/f	t	TODO
ENO_NINV		Bool	U/I	t -in1	TODO TODO
EN0_SEL		Mux	a gin1	gin1	1000
			• gin1 • gin3		
			giiis		
EN1_EN		Bool	t/f	t	TODO
EN1_NINV		Bool	t/f	t	TODO
EN1_SEL		Mux		gin3	TODO
			• gin0		
			• gin3		
EN2_EN		Bool	t/f	t	TODO
EN2_NINV		Bool	t/f	t	TODO
EN_SCLK_LOAI		Bool	t/f	f	TODO
MADDG_VOLTA	GE	Mux		vccl	TODO
			• vccl		
			• vechg		
Mana Mara:					торс
MCRG_VOLTAG	E	Mux	1	vcchg	TODO
			• vcchg		
			• vccl		
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LATO	CH EN	Bool	t/f	f	TODO
SCLR_INV	C11_111	Bool	t/f	f	TODO
SCER_HVV		Door	W1	1	ntinues on nevt nage

Table 2 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
SCLR_MUX		Mux		gin3	TODO
_			• gin3		
			• gin2		
SLOAD_INV		Bool	t/f	t	TODO
SLOAD_SEL		Mux		gin0	TODO
			• gin0		
			• gin3		
TTO DIS		Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE	LENGTH	Num		500	TODO
_			• 500		
			• 650		
			• 800		
			• 950		
ARITH_SEL	0-9	Mux	1,1	lut	TODO
			• adder		
			• lut		
BCLK_SEL	0-9	Mux		off	TODO
20212022		111011	• off		1020
			• clk0		
			• clk1		
			• clk2		
BCLR_SEL	0-9	Num		0	TODO
			• 0-1		
BDFF0	0-9	Mux		rag	TODO
DDFFU	0-9	Mux	• reg	reg	1000
			• nlut		
			mut		
BDFF1	0-9	Mux		reg	TODO
			• reg		
			• nlut		
BDFF1L	0-9	Mux		reg	TODO
			• reg		
			• nlut		
BEF_SEL	0-9	Mux		e	TODO
סטו _טטט		IVIUA	• e		1000
			• f		
BPKREG0	0-9	Bool	t/f	f	TODO
BPKREG1	0-9	Bool	t/f	f	TODO
BSCLR_DIS	0-9	Bool	t/f	f	TODO
BSLOAD_EN	0-9	Bool	t/f	f	TODO

Table 2 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
B_FEEDBACK_	<b>SHI</b> -9	Num	• 0-1	0	TODO
LUT_MASK	0-9	Ram	64 bits	0	TODO
MODE	0-9	Mux	• 15 • 15_ft • 15_fb • 15_ftb • 15_ftb • 16 • 16_ft • 16_fb • 16_ftb • 17_e0 • 17_e0_ft • 17_e0_ftb • 17_e1_ft • 17_e1_ft • 17_e1_ft	16	TODO
SHARE	0-9	Bool	t/f	f	TODO
TCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	TODO
TCLR_SEL	0-9	Num	• 0-1	0	TODO
TDFF0	0-9	Mux	• reg • nlut	reg	TODO
TDFF1	0-9	Mux	• reg • nlut	reg	TODO
TDFF1L	0-9	Mux	• reg • nlut	reg	TODO
TEF_SEL	0-9	Mux	• e • f	e	TODO
TPKREG0	0-9	Bool	t/f	f	TODO
TPKREG1	0-9	Bool	t/f	f	TODO

Table 2 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
TSCLR_DIS	0-9	Bool	t/f	f	TODO
TSLOAD_EN	0-9	Bool	t/f	f	TODO
T_FEEDBACK_S	E <b>0</b> -9	Num		0	TODO
			• 0-1		

#### 2.2.3 DSP

The DSP blocks provide a multiply-adder with either three 9x9, two 18x18 or one 27x27 multiply, and the 64-bits accumulator. Its large number of inputs and output makes it span two tiles vertically.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Туре	Values	Default	Documentation
ACC_INV	Bool	t/f	f	TODO
AX_SIGNED	Bool	t/f	f	TODO
AY_SIGNED	Bool	t/f	f	TODO
BX_SIGNED	Bool	t/f	f	TODO
BY_SIGNED	Bool	t/f	f	TODO
CASCADE_1ST_EN	Bool	t/f	f	TODO
CASCADE_EN	Bool	t/f	f	TODO
CE_SMUX0_FORCE	Bool	t/f	f	TODO
CE_SMUX0_INV	Bool	t/f	f	TODO
CE_SMUX1_FORCE	Bool	t/f	f	TODO
CE_SMUX1_INV	Bool	t/f	f	TODO
CE_SMUX2_FORCE	Bool	t/f	f	TODO
CE_SMUX2_INV	Bool	t/f	f	TODO
CHAIN_OUTPUT_E	NBool	t/f	f	TODO
CLK_AX17_SEL	Num		0	TODO
		• 0-2		
CLK_AYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_BX17_SEL	Num		0	TODO
		• 0-2		
			_	
CLK_BYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_DYN_CTRL_S	ENum	0.2	0	TODO
		• 0-2		
CLK OPREG SEL	Nī		0	TODO
CLK_OPKEG_SEL	Num	• 0-2	U	וטטט
		<b>■</b> U-∠		
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK_SIMUAU_INV	DUUI	VI	1	וטטט

Table 3 – continued from previous page

Name	Туре	Values	Default	Documentation
CLK_SMUX0_SEL	Mux	• labclk0 • lsim6	labclk0	TODO
CLK_SMUX1_SEL	Mux	• labclk1 • lsim8	labclk1	TODO
CLK_SMUX2_INV	Bool	t/f	f	TODO
CLK_SMUX2_SEL	Mux	• labclk2 • lsim0	labclk2	TODO
COEF_H	Ram	144 bits	0	TODO
COEF_INPUT_EN	Bool	t/f	f	TODO
COEF_L	Ram	144 bits	0	TODO
DEC_INV	Bool	t/f	f	TODO
DELAY_CASCADE	ABYo_dEN	t/f	f	TODO
DELAY_CASCADE_	BBYodEN	t/f	f	TODO
DFT_CLK_DIS	Bool	t/f	t	TODO
DFT_ITG_EN	Bool	t/f	f	TODO
DFT_TDF_EN	Bool	t/f	f	TODO
DOUBLE_ACC_EN		t/f	f	TODO
IDIREG_ACC_CTRI	. Mux	• bypass • reg	bypass	TODO
IDIREG_DEC_CTRL	. Mux	• bypass • reg	bypass	TODO
IDIREG_PRELOAD_	CVIRŁ	• bypass • reg	bypass	TODO
IDIREG_SUB	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_AX	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_AY	Mux	• bypass • reg	bypass	TODO

Table 3 – continued from previous page

Name	Туре	Values	Default	Documentation
INREG_CTRL_AZ	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BX	Mux		bypass	TODO
II VICEO_CTRE_BA	With	• bypass	буразз	1000
		• reg		
INREG_CTRL_BY	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BZ	Mux		bypass	TODO
INKEG_CTKL_BZ	With	• bypass	bypass	TODO
		• reg		
		108		
MODE	Mux		two_18x19	TODO
		• three_9x9		
		• two_18x19		
		• one_27x27		
		•	10	
		sum_of_2_18x	.19	
		one_18x18_plu	1s 36	
		one_roxro_pre	15_50	
NCLR0_INV	Bool	t/f	f	TODO
NCLR0_SEL	Mux		labclk3	TODO
		• labelk3		
		• lsim2		
NCLR1_INV	Bool	t/f	f	TODO
NCLR1_SEL	Mux		labclk4	TODO
_		• labclk4		
		• 1sim3		
OREG_CTRL	Mux	,	bypass	TODO
		• bypass		
		• reg		
PARTIAL_RECONF	ICBENI	t/f	f	TODO
PREADDER_EN	Mux		off	TODO
		• off		
		• add		
		• sub		
PRELOAD	Ram	00-3f	0	TODO
PRELOAD_INV	Bool	t/f	f	TODO
PROGINV	Ram	108 bits	0	TODO
SUB_INV	Bool	t/f	f	TODO
SYSTOLIC_REG_E		t/f	f	TODO
51510LIC_KLO_E	D001	W1	1	1000

### 2.2.4 M10K

The M10K blocks provide  $10240 \ (256*40)$  bits of dual-ported rom or ram.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
A_ADDCLR_EN		Bool	t/f	f	TODO
A_DATA_FLOW	THRU	Bool	t/f	f	TODO
A_DATA_WIDTI	I	Num	• 1-2 • 5 • 10 • 20 • 40	40	TODO
A_DMY_PWDW	N	Ram	0-f	6	TODO
A_FAST_READ		Bool	t/f	f	TODO
A_FAST_WRITE		Mux	• off • fast • slow	off	TODO
A_OUTCLR_EN		Mux	• off • reg • lat	off	TODO
A_OUTEN_DEL	AY	Ram	0-7	1	TODO
A_OUTEN_PUL		Ram	0-3	3	TODO
A_OUTPUT_SEI		Mux	• async • reg	async	TODO
A_SAEN_DELA	Y	Ram	0-7	0	TODO
A_SA_WREN_D		Ram	0-3	0	TODO
A_WL_DELAY		Ram	0-3	1	TODO
A_WR_TIMER_	PULSE	Ram	00-1f	06	TODO
BIST_MODE		Bool	t/f	f	TODO
BOT_1_ADDCL	R_SEL	Num	• 0-1	0	TODO
BOT_1_CORECI	K_SEL	Num	• 0-1	0	TODO
BOT_1_INCLK_	SEL	Num	• 0-1	0	TODO
BOT_1_OUTCLI	C_SEL	Num	• 0-1	0	TODO
-	•	•		continu	ues on nevt nage

Table 4 – continued from previous page

BOT_1_OUTCLR_SEL         Num         • 0-1         0         TODO           BOT_CE0_INV         Bool         t/f         f         TODO           BOT_CE0_SEL         Num         0         TODO           BOT_CE1_INV         Bool         t/f         f         TODO           BOT_CE1_SEL         Num         0         TODO           BOT_CLK_INV         Bool         t/f         f         TODO           BOT_CLK_SEL         Num         • 0-1         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	Name Instance	Type	Values	Default	Documentation
BOT_CE0_INV			14.00		
BOT_CE0_SEL		- /	• 0-1		
BOT_CE0_SEL					
BOT_CE1_INV   Bool   t/f   f   TODO			t/f		
BOT_CE1_INV   Bool   t/f   f   TODO	BOT_CE0_SEL	Num		0	TODO
BOT_CEI_SEL         Num         • 0-1         TODO           BOT_CLK_INV         Bool         t/f         f         TODO           BOT_CLK_SEL         Num         0         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO			• 0-1		
BOT_CLK_INV   Bool   t/f   f   TODO	BOT_CE1_INV	Bool	t/f	f	TODO
BOT_CLK_INV         Bool         t/f         f         TODO           BOT_CLK_SEL         Num         0         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	BOT_CE1_SEL	Num		0	TODO
BOT_CLK_SEL         Num         0         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO			• 0-1		
BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	BOT_CLK_INV	Bool	t/f	f	TODO
BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	BOT_CLK_SEL	Num		0	TODO
BOT_CLR_SEL Num 0 TODO			• 0-1		
BOT_CLR_SEL Num 0 TODO	BOT CLR INV	Bool	t/f	f	TODO
		- 1,5,5,5,5	• 0-1		
BOT CORECLK SEL Num 0 TODO	DOT CODECLY CEL	N		0	TODO
BOT_CORECLK_SEL Num 0 TODO • 0-2	BOI_CORECLK_SEL	Num	• 0.2	0	TODO
- 0-2			0-2		
BOT_INCLK_SEL Num 0 TODO	BOT INCLK SEL	Num		0	TODO
• 0-2			• 0-2		
DOT OUTGIN OF	DOT OUTCLE OF	NT			TODO
BOT_OUTCLK_SEL Num 0 TODO  • 0-1	BOI_OUICLK_SEL	Num	• 0-1	0	TODO
			0-1		
BOT_R_INV Bool t/f f TODO		Bool	t/f		
BOT_R_SEL Num 0 TODO	BOT_R_SEL	Num		0	TODO
• 0-2			• 0-2		
BOT_W_INV Bool t/f f TODO	BOT W INV	Bool	t/f	f	TODO
BOT_W_SEL Num 0 TODO		Num		0	TODO
• 0-2			• 0-2		
B_ADDCLR_EN Bool t/f f TODO	B ADDCLR EN	Rool	   t/f	f	TODO
B_DATA_FLOW_THRU Bool t/f f TODO					
B_DATA_WIDTH Num 1 TODO					
• 1-2	5_51111		• 1-2		1020
• 5					
• 10					
• 20					
• 40			• 40		
B_DMY_DELAY Ram 0-3 1 TODO	B_DMY_DELAY	Ram	0-3	1	TODO
B_DMY_DELAY Ram 0-3 1 TODO					
B_DMY_PWDWN Ram 0-f 6 TODO				6	TODO
B_FAST_READ Bool t/f f TODO	B_FAST_READ	Bool	t/f	f	TODO

Table 4 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
B_FAST_WRITE	Mux		off	TODO
		• off		
		• fast		
		• slow		
B_OUTCLR_EN	Mux		off	TODO
		• off		
		• reg		
		• lat		
B_OUTEN_DELAY	Ram	0-7	1	TODO
B_OUTEN_PUL\$E	Ram	0-3	3	TODO
B_OUTPUT_SEL	Mux	0.5	async	TODO
B_GCTT GT_SEB	Mux	• async	async	TODO
		• reg		
		l		
B_SAEN_DELAY	Ram	0-7	0	TODO
B_SA_WREN_DELAY	Ram	0-3	0	TODO
B_WL_DELAY	Ram	0-3	1	TODO
B_WR_TIMER_PULSE	Ram	00-1f	06	TODO
DISABLE_UNU\$ED	Bool	t/f	t	TODO
ITG_LFSR	Bool	t/f	f	TODO
PACK_MODE	Bool	t/f	f	TODO
PR_EN	Bool	t/f	f	TODO
TDF_ATPG	Bool	t/f	f	TODO
TEST_MODE_OFF	Bool	t/f	t	TODO
TOP_ADDCLR_\$EL	Num		0	TODO
		• 0-1		
TOP_CE0_INV	Bool	t/f	f	TODO
TOP_CE0_SEL	Num		0	TODO
		• 0-1		
TOD CEL INV	Bool	t/f	f	TODO
TOP_CE1_INV		VI	0	
TOP_CE1_SEL	Num	. 0.1	0	TODO
		• 0-1		
TOP_CLK_INV	Bool	t/f	f	TODO
TOP CLK SEL	Num	U I	0	TODO
TOT_CDK_ODD	1 Tuill	• 0-1		1000
TOP_CLR_INV	Bool	t/f	f	TODO
TOP_CLR_SEL	Num		0	TODO
		• 0-1		
TOP_CORECLK_SEL	Num		0	TODO
		• 0-2		
	1	1		ntinuos on novt pago

Table 4 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
TOP_INCLK_SE	L	Num		0	TODO
			• 0-2		
TOP_OUTCLK_S	\$EL	Num		0	TODO
			• 0-1		
TOD OUTCLD		NI			TODO
TOP_OUTCLR_S	SEL	Num	• 0-1	0	TODO
			0-1		
TOP_R_INV		Bool	t/f	f	TODO
TOP_R_SEL		Num	01	0	TODO
TOT_IC_SEL		1 vaiii	• 0-2	, o	1000
			,		
TOP_W_INV		Bool	t/f	f	TODO
TOP_W_SEL		Num		0	TODO
			• 0-2		
TRUE_DUAL_PO	DRT	Bool	t/f	f	TODO
RAM	0-255	Ram	40 bits	0	TODO

# 2.3 Peripheral logic blocks

### 2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
IOCSR_STD	0-3	Mux		nvr_high	TODO
ISSUR_SID			<ul><li>nvr_high</li><li>nvr_low</li><li>vr</li><li>dis</li></ul>	<u></u>	1020
	_ <b>0</b> -\$CLE_DELAY_		t/f	f	TODO
OUTPUT_DUTY	_ <b>0</b> -\$*CLE_DELAY_	PSum	• 0 • 50 • 100 • 150	0	TODO
OUTPUT DUTY	_ <b>0</b> - <b>B</b> CLE_DELAY	RB861	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin • pll	codin	TODO
SLEW_RATE_SI	CO)¥3	Bool	t/f	f	TODO
TERMINATION_		Mux	• regio • rupdn	regio	TODO
TERMINATION_	CONTROL_SHIFT	l' Bool	t/f	f	TODO
TERMINATION_	MODE	Mux	<ul> <li>pds</li> <li>rs_static</li> <li>rt_pds_dyna</li> <li>rt_rs_dynan</li> <li>rt_static</li> </ul>		TODO
USE_BUS_HOLI	0 0-3	Bool	t/f	f	TODO
USE_OPEN_DRA		Bool	t/f	f	TODO
USE_PCI_DIODI		Bool	t/f	f	TODO
USE_WEAK_PU		Bool	t/f		TODO
DRIVE_STRENC	7.7013	Mux	<ul> <li>off</li> <li>prog_gnd</li> <li>prog_pwr</li> <li>lvds_1r</li> <li>lvds_3r</li> <li>v3p0_pci_p</li> <li>v3p0_lvttl_</li> <li>v3p0_lvttl_</li> <li>v3p0_lvttl_</li> <li>v3p0_lvttl_</li> </ul>	4ma 8ma 12ma 16ma	TODO
20			•	Ps- <b>cyc</b> loneV inte	rnals description

v3n0 lyemos 12ma

Port Name	Instance	Port bits	Route node type	Documentation
ACLR	0-3		GOUT	TODO
BSLIPMAX	0-3		GIN	TODO
CEIN	0-3		GOUT	TODO
CEOUT	0-3		GOUT	TODO
CLKIN_IN	0-3	0-1	DCMUX	TODO
CLKIN_OUT	0-3	0-1	DCMUX	TODO
DATAIN	0-3	0-3	GOUT	TODO
DATAOUT	0-3	0-4	GIN	TODO
OEIN	0-3	0-1	GOUT	TODO
SCLR	0-3		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
ACLR	0-3		<	HMC:PHYDDIOADDRACLR	TODO
ACLR	1		<	HMC:PHYDDIOBAACLR	TODO
ACLR	2		<	HMC:PHYDDIOCASNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOCKEACLR	TODO
ACLR	0-1		<	HMC:PHYDDIOCSNACLR	TODO
ACLR	2-3		<	HMC:PHYDDIOODTACLR	TODO
ACLR	3		<	HMC:PHYDDIORASNACLR	TODO
ACLR	2		<	HMC:PHYDDIORESETNACLR	TODO
ACLR	2		<	HMC:PHYDDIOWENACLR	TODO
COMBOUT	0		>	CMUXCR:CLKPIN	TODO
COMBOUT	1		>	CMUXCR:NCLKPIN	TODO
COMBOUT	0		>	CMUXHG:CLKPIN	TODO
COMBOUT	1		>	CMUXHG:NCLKPIN	TODO
COMBOUT	0		>	CMUXHR:CLKPIN	TODO
COMBOUT	1		>	CMUXHR:NCLKPIN	TODO
COMBOUT	0		>	CMUXVG:CLKPIN	TODO
COMBOUT	1		>	CMUXVG:NCLKPIN	TODO
COMBOUT	0		>	CMUXVR:CLKPIN	TODO
COMBOUT	1		>	CMUXVR:NCLKPIN	TODO
COMBOUT	0		>	FPLL:CLKIN	TODO
COMBOUT	2		>	FPLL:ZDB_IN	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIOADDRDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOBADOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOCASNDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIOCKDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOCKEDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIOCKNDOUT	TODO
DATAIN	0-1	0-3	<	HMC:PHYDDIOCSNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIODMDOUT	TODO
DATAIN	0-3	0-3	<	HMC:PHYDDIODQDOUT	TODO
DATAIN	1	0-3	<	HMC:PHYDDIODQSBDOUT	TODO
DATAIN	0	0-3	<	HMC:PHYDDIODQSDOUT	TODO
DATAIN	2-3	0-3	<	HMC:PHYDDIOODTDOUT	TODO
DATAIN	3	0-3	<	HMC:PHYDDIORASNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIORESETNDOUT	TODO
DATAIN	2	0-3	<	HMC:PHYDDIOWENDOUT	TODO
DATAOUT	0-3	0-3	>	HMC:DDIOPHYDQDIN	TODO
	1 3 5	1 0 0			ues on next page

Table 5 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
OEIN	0-3	0-1	<	HMC:PHYDDIODQOE	TODO
OEIN	1	0-1	<	HMC:PHYDDIODQSBOE	TODO
OEIN	0	0-1	<	HMC:PHYDDIODQSOE	TODO
PLLDIN	3		<	FPLL:EXTCLK	TODO

### 2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDR_DQS_DE	LAY_CHAIN_LEN	(CREatrh	0-3	0	TODO
DELAY_CHAIN_	CONTROL_INPU	ГМих	• dll1in • dll2in • core_in • sel_0	dll1in	TODO
DELAY_CHAIN_	LATCHES_BYPA	S\$Bool	t/f	f	TODO
DFT_RB_RSCAN	OVRD_REG_EN	Bool	t/f	f	TODO
DFT_RB_RSCAN	OVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID	гн	Num	• 0 • 8 • 16 • 32	8	TODO
DQS_DELAY_CI	HAIN_PWDOWN_	D <b>B</b> To_DEF_DIS	t/f	t	TODO
DQS_DELAY_CI	HAIN_PWDOWN_	DBSolDEF_DIS	t/f	f	TODO
DQS_DELAY_CI	HAIN_RB_ADDI_I	E <b>NB</b> ool	t/f	f	TODO
DQS_DELAY_CI	HAIN_RB_CO	Ram	0-3	3	TODO
DQS_DELAY_CI	HAIN_TWO_DLY_	E <b>B</b> lool	t/f	t	TODO
DQS_ENABLE_S	SEL	Mux	combi_pst pst pst ht_pst pst_ena	combi_pst	TODO
DQS_PHASE_TR	ANSFER_NEG_E	NBool	t/f	f	TODO
DQS_POSTAMB		Bool	t/f	f	TODO
DQS_POSTAMB		Mux	• cff • ip_sc	cff	TODO
DQS_PWR_SVG	EN	Bool	t/f	t	TODO
HR_CLK_PST_I	VV	Bool	t/f	t	TODO

Table 6 – continued from previous page

Name Instance	Type	Values	Default	Documentation
HR_CLK_PST_SEL	Mux	10.000	seq_hr_clk	TODO
	112011	•	seq_m_em	1020
		dqs_clkout		
		•		
		seq_hr_clk		
		ı— —		
PST_DQS_CLK_INV_PHASE_INV	V Bool	t/f	f	TODO
PST_DQS_CLK_INV_PHASE_SE			cff	TODO
		• cff		
		• ip_sc		
		1		
PST_DQS_DELAY_CHAIN_LENG	<b>ГТR</b> am	0-3	0	TODO
PST_USE_PHASECTRLIN	Bool	t/f	f	TODO
RBT_BYPASS_VAL	Ram	0-1	0	TODO
RBT_NEJ_OCT_HALFT_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_INV	Bool	t/f	f	TODO
RB_2X_CLK_OCT_EN	Bool	t/f	f	TODO
RB_2X_CLK_OCT_INV	Bool	t/f	f	TODO
RB_ACLR_LFIFO_EN	Bool	t/f	f	TODO
RB_ACLR_PST_EN	Bool	t/f	f	TODO
RB_BYP_OCT_SEL	Mux		bypass_val	TODO
		• combi		
		• reg		
		• reg_2x		
		•		
		bypass_val		
RB_CLK_AC_EN	Bool	t/f	f	TODO
RB_CLK_AC_INV	Bool	t/f	t	TODO
RB_CLK_DQ_EN	Bool	t/f	f	TODO
RB_CLK_HR_EN	Bool	t/f	f	TODO
RB_CLK_OP_EN	Bool	t/f	f	TODO
RB_CLK_OP_SEL	Mux		clk0	TODO
		• clk0		
		• delay_clk		
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_FR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		•		
		seq_hr_clk		
RB_HR_BYPAS\$_CFF_EN	Bool	t/f	t	TODO

Table 6 – continued from previous page

Name Instance	Type	Values	Default	Documentation
RB_HR_BYPASS_SEL_IPEN	Mux	10000	cff	TODO
		• cff		
		• ip_sc		
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_HR_CLK_OCT_SEL	Mux		clk_out_1	TODO
		• clk_out_1		
		•		
		seq_hr_clk		
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f	t	TODO
RB_LFIFO_OCT_EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T11_UNGATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_UNGATING_SEL_IPEN	Mux	00-11	cff	TODO
RB_III_UNGAIING_SEL_II EN	With	• cff	CII	1000
		• ip_sc		
		1P_50		
RB_T7_DQS_SEL_DQS_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
RB_T7_SEL_IREG_CFF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_IPEN	Mux	-	cff	TODO
		• cff		
		• ip_sc		
RB VFIFO EN	Bool	t/f	f	TODO
RDFT_ITG_XOR_EN	Bool	t/f	f	TODO
RXCLK_01_SEL	Ram	0-1	0	TODO
RXCLK_45_SEL	Ram	0-1	0	TODO
RXCLK_89_SEL	Ram	0-1	0	TODO
RXCLK_CD_SEL	Ram	0-1	0	TODO
TXCLK_23_SEL	Ram	0-1	0	TODO
TXCLK_67_SEL	Ram	0-1	0	TODO
TXCLK_AB_SEL	Ram	0-1	0	TODO
TXCLK_EF_SEL	Ram	0-1	0	TODO

Table 6 – continued from previous page

Name	Instance	able 6 – continued	Values	Default	Documentation
		Туре	values		TODO
UPDATE_ENABI	LE_INPU I	Mux	• sel1 • sel2 • core • sel0	sel1	ТОДО
BITSLIP_CFG	0-15	Num	• 1-11	1	TODO
CE_OEREG_TIE		Bool	t/f	f	TODO
CE_OUTREG_TI		Bool	t/f	f	TODO
DDIO_OE_EN	0-15	Bool	t/f	f	TODO
DQS_CLK_SEL	0-15	Mux	<ul><li>clkout0</li><li>dq_clk</li><li>dqs_clk</li><li>addr_clk</li></ul>	clkout0	TODO
FIFO_MODE_SE		Mux	fifo_hr_mod fifo_fr_mod bitslip_mod des_bs_inpu des_io_inpu ser_output	le le ut	TODO
FIFO_RCLK_IPE	N0-15	Mux	• cff • ip_sc	cff	TODO
FIFO_RCLK_SEI		Mux	• clkin1 • dqs_clk • seq_hr_clk • vcc	vcc	TODO
INPUT_PATH_CI	E <u>(</u> (141)5	Bool	t/f	f	TODO

Table 6 – continued from previous page

Name	Instance	able 6 – continued	Values	Default	Documentation
INPUT_REGO_S		Mux		sel_bypass	TODO
			•		
			sel_bypass		
			sel_group_	fifo0	
			•		
			sel_cdatam	x1n0	
			sel_cdatam	xin5	
INPUT_REG1_S	EIO-15	Mux		sel_bypass	TODO
			sel_bypass		
			• sel_group_	 fifo1	
			sel_cdatam	xin1	
			sel_cdatam	xin6	
INPUT_REG2_S	EIO-15	Mux		sel_bypass	TODO
			sel_bypass		
			sel_group_	fifo2	
			sel_cdatam	xin2	
			sel_cdatam	xin7	
INPUT_REG3_S	EIO-15	Mux		sel_bypass	TODO
			sel_bypass		
			sel_group_	fifo3	
			sel_cdatam	xin3	
			sel_cdatam	xin8	
INPUT_REG4_S	EIO-15	Mux	•	sel_bypass	TODO
			sel_bypass		
			sel_locked_	dpa	
			sel_cdatam	xin4	
			sel_cdatam	xin9	
INREG_POWER	WPLSTATE	Ram	0-1	0	TODO

Table 6 – continued from previous page

Name		Table 6 – Continue		<u> </u>	Desumentation
NNEEG_SCIR_VAD-IS   Ram					
DOREG_PWR_SVG_EN					
IP_SC_OR_FIFO_SELS					
R_FIFO_RCLK_INV5			t/f		
R_FIFO_RCLK_BNJ5	IP_SC_OR_FIFO_SDEL5	Mux	• off	cff	TODO
R_FIFO_RCLK_INVIS					
R_FIFO_TCLK_ENIS			• ip_sc		
R_FIFO_TCLK_ENIS	IR FIFO RCLK INVS	Bool	t/f	f	TODO
OEREG_ACLR_EN-15				1	
OEREG_CLK_INVO-15				1	
OEREG_HR_CL QENS					
OEREG_OUTPUTGSEL					
Sel_oe0   Sel_Ix   Sel_Ix_delay   Sel_2x			01	_	
Sel_1x   S	OLKEG_GOTT OT GSELE	With	• sel oe0	SCI_000	1000
Sel_1x_delay   Sel_2x					
OEREG_POWER_UPSTATE			•		
OEREG_POWER_UPSTATE			sel 1x del:	av	
OEREG_POWER_UP_STATE			1	3	
OEREG_SCLR_PEREG			5C1_2X		
OEREG_SCLR_PEREG	OEREG POWER OFFSTATE	Ram	0-1	0	TODO
OEREG_SCLR_EN0-15					
OE_2X_CLK_EN_O-15					
DE_2X_CLK_IN_VO-15					
OE_HALF_RATE_OPYEN  OE_HALF_RATE_OPYEN  Mux  • cff • ip_sc  OUTREG_MODE_GEE  Mux  • sdr • ddr  OUTREG_OUTPUG-ISEL  Mux  • sel_iodout0 • sel_sdr_delay • sel_2xff  OUTREG_SCLR_ENI5  Bool  OUTREG_SCLR_ENI5  Ram  O-1  OUTREG_SCLR_ENIS  Ram  O-1  OUTREG_SCLR_					
OE_HALF_RATE_OPEN         Mux         • cff • ip_sc         TODO           OUTREG_MODE_OSEE         Mux         • sdr • ddr         TODO           OUTREG_OUTPUT-ISEL         Mux         • sel_iodout0 • sel_sdr • sel_sdr_delay • sel_2xff         TODO           OUTREG_POWERQ_WSP_STATE         Ram         0-1         0         TODO           OUTREG_SCLR_ENIS         Bool         Uf         f         TODO           RBE_HRATE_CL_ROSEL         Mux         • clkout1 • hr_clk         TODO           RBOE_LVVL_FR_COLKSEN         Bool         Uf         f         TODO					
OUTREG_MODE_CSEE.  Mux  • sdr • ddr  OUTREG_OUTPUCF_ISSEL  Mux  • sel_iodout0 • sel_sdr • sel_sdr • sel_2xff  OUTREG_POWERQ-WSP_STATE  Ram  O-1  OUTREG_SCLR  OUTREG_SCLR  ENI5  Bool  OUTREG_SCLR  VAI5  Ram  O-1  O TODO  OUTREG_SCLR  VAI5  Ram  O-1  O TODO  Clkout1  • hr_clk  RBOE_LVL_FR_COLKSEN  Bool  Vf  f  TODO			W 1		
OUTREG_MODE_SHES.  Mux  • sdr • ddr  OUTREG_OUTP_UT_ISEL  Mux  • sel_iodout0 • sel_sdr		111411	• cff		1020
OUTREG_MODE_SHE.  Mux					
OUTREG_OUTPUC-ISEL  Mux  sel_iodout0 sel_sdr sel_sdr sel_sdr sel_sdr sel_sdr sel_2xff  OUTREG_POWERQ-USP_STATE Ram O-1 OUTREG_SCLR_EN15 Bool V/f OUTREG_SCLR_VAI5 Ram O-1 OUTREG_SCLR_VAI5 RBE_HRATE_CL_VO-SSEL Mux clkout1 hr_clk  RBOE_LVL_FR_CU-KSEN Bool V/f f TODO			1 -		
OUTREG_OUTP_UT_ISEL  Mux  sel_iodout0 sel_sdr sel_sdr sel_sdr sel_2xff  OUTREG_POWERQ_USP_STATE Ram O-1 OUTREG_SCLR_ENIS Bool OUTREG_SCLR_VAIS Ram O-1 OUTREG_SCLR_VAIS RAM	OUTREG_MODE_(\$E.E.	Mux		sdr	TODO
OUTREG_OUTP UOF_ISEL  Mux  sel_iodout0 sel_sdr sel_sdr sel_sdr sel_2xff  OUTREG_POWERQ_WIP_STATE Ram O-1 OUTREG_SCLR_ENI5 Bool V/f OUTREG_SCLR_VAI5 Ram O-1 OUTREG_SCLR_VAIS RAM O-1 OUTREG_SCLR_VAI			• sdr		
Sel_iodout0   Sel_sdr   Sel_sdr   Sel_sdr_delay   Sel_sdr_delay   Sel_2xff			• ddr		
Sel_iodout0   Sel_sdr   Sel_sdr   Sel_sdr_delay   Sel_sdr_delay   Sel_2xff					
Sel_sdr   Sel_	OUTREG_OUTPUT-1SEL	Mux		sel_iodout0	TODO
Sel_sdr   Sel_			•		
Sel_sdr_delay   Sel_2xff   Sel_2xff			sel_iodout(	)	
OUTREG_POWERQ_USP_STATE         Ram         0-1         0         TODO           OUTREG_SCLR_ENI5         Bool         t/f         f         TODO           OUTREG_SCLR_VAI5         Ram         0-1         0         TODO           RBE_HRATE_CL_KO_SEL         Mux         clkout1         TODO           RBOE_LVL_FR_COLKSEN         Bool         t/f         f         TODO			• sel_sdr		
OUTREG_POWERQ_USP_STATE         Ram         0-1         0         TODO           OUTREG_SCLR_ENI5         Bool         t/f         f         TODO           OUTREG_SCLR_VAI5         Ram         0-1         0         TODO           RBE_HRATE_CL_KO_SEL         Mux         clkout1         TODO           RBOE_LVL_FR_COLKSEN         Bool         t/f         f         TODO			•		
OUTREG_POWERQ_WP_STATE         Ram         0-1         0         TODO           OUTREG_SCLR_ENI5         Bool         t/f         f         TODO           OUTREG_SCLR_VAI5         Ram         0-1         0         TODO           RBE_HRATE_CL_KO_SEL         Mux         clkout1         TODO           * clkout1         • hr_clk         TODO           RBOE_LVL_FR_COLKSEN         Bool         t/f         f         TODO			sel_sdr_del	ay	
OUTREG_SCLR_ENI5         Bool         t/f         f         TODO           OUTREG_SCLR_VAI5         Ram         0-1         0         TODO           RBE_HRATE_CL_W_SEL         Mux         clkout1         TODO           • clkout1         • hr_clk         TODO   RBOE_LVL_FR_COLKSEN Bool t/f f TODO			• sel_2xff		
OUTREG_SCLR_ENI5         Bool         t/f         f         TODO           OUTREG_SCLR_VAI5         Ram         0-1         0         TODO           RBE_HRATE_CL_W_SEL         Mux         clkout1         TODO           • clkout1         • hr_clk         TODO   RBOE_LVL_FR_COLKSEN Bool t/f f TODO					
OUTREG_SCLR_VAID         Ram         0-1         0         TODO           RBE_HRATE_CL_KO_SEL         Mux         clkout1         TODO           • clkout1         • hr_clk         TODO   RBOE_LVL_FR_COLKSEN Bool t/f f TODO				1	
RBE_HRATE_CL_KO_\$\( \)EL \\ Mux \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					
• clkout1         • hr_clk           RBOE_LVL_FR_C00_K5_EN         Bool         t/f         f         TODO			0-1		
RBOE_LVL_FR_C00_#K5_EN         Bool         t/f         f         TODO	RBE_HRATE_CLKO_\$\overline{\textit{K}}\overline{\textit{L}}	Mux		clkout1	TODO
RBOE_LVL_FR_COLKSEN Bool t/f f TODO					
			• hr_clk		
RBOE_LVL_FR_C <b>0</b> -K5_INV   Bool   t/f   f   TODO					
continues on next page	RBOE_LVL_FR_COLK5INV	Bool	t/f		

Table 6 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RB FIFO WCLK	CENS	Bool	t/f	f	TODO
RB FIFO WCLK		Bool	t/f	f	TODO
RB_FIFO_WCLK		Mux		clkin0	TODO
			• clkin0		
			• dqs_bus		
RB_IREG_T1T1_		Bool	t/f	f	TODO
RB_OEO_INV	0-15	Bool	t/f	t	TODO
RB_T1_SEL_IRE		Ram	00-1f	0	TODO
RB_T1_SEL_IRE	CO_IPSEN	Mux		cff	TODO
			• cff		
			• ip_sc		
DD TO CEL EDI		D	00.16	0	TODO
	EO-13FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ERI	EO-IBEN	Mux	CC	cff	TODO
			• cff		
			• ip_sc		
RR TO SEL OR	E <b>0</b> -11 <b>5</b> FF DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OR		Mux	00 11	cff	TODO
RB_17_SEE_OR	EO_IG EIV	With	• cff		1000
			• ip_sc		
			r —		
SET_T3_FOR_CI	OATI/SOIN	Ram	0-7	0	TODO
SET_T3_FOR_CI	DATI/SIIN	Ram	0-7	0	TODO
TXOUT_FCLK_S	SEL15	Mux		txout	TODO
			• txout		
			• fclk		
USE_CLR_INRE		Bool	t/f	f	TODO
USE_CLR_OUT	REGI_EN	Bool	t/f	f	TODO

Port Name	Instance	Port bits	Dir	Remote port   Document	
			<	HMC	TODO

### 2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Type	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO

Table 7 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
C1_EXTCLK_DLLOUT_EN	Instance	Bool	t/f	f	TODO
C2 COUT EN		Bool	t/f	f	TODO
C2_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C3 COUT EN		Bool	t/f	f	TODO
C3 EXTCLK DLLOUT EN		Bool	t/f	f	TODO
C4_COUT_EN		Bool	t/f	f	TODO
C5_COUT_EN		Bool	t/f	f	TODO
C6 COUT EN		Bool	t/f	f	TODO
C7 COUT EN		Bool	t/f	f	TODO
C8_COUT_EN		Bool	t/f	f	TODO
CLKIN_0_SRC		Ram	0-f	2	TODO
CLKIN_1_SRC		Ram	0-1 0-f	3	TODO
CLK_LOSS_EDGE		Ram	0-1	0	TODO
CLK_LOSS_SW_EN		Bool	t/f	f	TODO
CLK_SW DELAY		Ram	0-7	0	TODO
CMP_BUF_DELAY		Ram	0-7	0	TODO
CP_COMP		Bool	t/f	f	TODO
CP CURRENT		Ram	0-7	2	TODO
CTRL_OVERRIDE_SETTING		Bool	t/f	t	TODO
DLL_SRC		Ram	00-1f	1c	TODO
DPADIV_VCOPH_DIV		Ram	0-3	0	TODO
DPRIO0 BASE ADDR		Ram	00-3f	0	TODO
DPRIO_DPS_ATPGMODE_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CLK_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CSR_TEST_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_ECN_MUX		Ram	0-1	0	TODO
DPRIO_DPS_RESERVED_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_RST_N_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_SCANEN_INVERT		Bool	t/f	f	TODO
DSM DITHER		Ram	0-3	0	TODO
DSM_OUT_SEL		Ram	0-3	0	TODO
DSM_RESET		Bool	t/f	f	TODO
ECN_BYPASS		Bool	t/f	f	TODO
ECN TEST EN		Bool	t/f	f	TODO
FBCLK_MUX_1		Ram	0-3	0	TODO
FBCLK_MUX_2		Ram	0-1	0	TODO
FORCELOCK		Bool	t/f	f	TODO
FPLL ENABLE		Bool	t/f	f	TODO
FRACTIONAL_CARRY_OUT		Ram	0-3	3	TODO
FRACTIONAL_DIVISION_SETTING		Ram	32 bits	0	TODO
FRACTIONAL_VALUE_READY		Bool	t/f	t	TODO
LF_TESTEN		Bool	t/f	f	TODO
LOCK FILTER CFG SETTING		Ram	000-fff	001	TODO
LOCK_FILTER_TEST		Bool	t/f	f	TODO
MANUAL_CLK_SW_EN		Bool	t/f	f	TODO
M_CNT_BYPASS_EN		Bool	t/f	f	TODO
M_CNT_COARSE_DELAY		Ram	0-7	0	TODO
M CNT FINE DELAY		Ram	0-7	0	TODO
M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
1.1_01.11_111_D1.1_0D1.111.10	1	Luill	00 11		IODO

Table 7 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
M_CNT_IN_SRC	Instance	Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M CNT PH MUX PRESET SETTING		Ram	0-7	0	TODO
NREVERT_INVERT		Bool	t/f	f	TODO
N_CNT_BYPASS_EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
N_CNT_FINE_DELAY		Ram	0-7	0	TODO
				01	
N_CNT_HI_DIV_SETTING		Ram	00-ff		TODO
N_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
N_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
PL_AUX_ATB		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_MINUS		Bool	t/f	f	TODO
PL_AUX_ATB_COMP_PLUS		Bool	t/f	f	TODO
PL_AUX_ATB_EN0		Bool	t/f	f	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_EN1		Bool	t/f	f	TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_MODE		Ram	00-1f	0	TODO
PL_AUX_BG_KICKSTART		Bool	t/f	f	TODO
PL_AUX_BG_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_CURRENT		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f	f	TODO
PM_AUX_CAL_CLK_TEST_SEL		Bool	t/f	f	TODO
PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO
PM_AUX_IQCLK_CAL_CLK_SEL		Ram	0-7	0	TODO
PM_AUX_RX_IMP		Ram	0-3	0	TODO
PM_AUX_TERM_CAL		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TEST_COUNTER		Bool	t/f	f	TODO
PM_AUX_TX_IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION_BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
		l .	1		les on nevt nage

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G_ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH_EN		Bool	t/f	f	TODO
VCO_DIV		Ram	0-1	1	TODO
VCO_PH0_EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO_PH2_EN		Bool	t/f	f	TODO
VCO_PH3_EN		Bool	t/f	f	TODO
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO_PH6_EN		Bool	t/f	f	TODO
VCO_PH7_EN		Bool	t/f	f	TODO
VCTRL_TEST_VOLTAGE		Ram	0-7	3	TODO
EXTCLK_CNT_SRC	0-1	Ram	00-1f	1c	TODO
EXTCLK_ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-8	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8	Ram	0-3	0	TODO
CNT_IN_SRC	0-8	Ram	0-3	2	TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-7	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_HI_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ATPGMODE			GOUT	TODO
CLK0_BAD			GIN	TODO
CLK1_BAD			GIN	TODO
CLKEN		0-1	GOUT	TODO
CLKSEL			GIN	TODO
CNT_SEL		0-4	GOUT	TODO
CSR_TEST			GOUT	TODO
EXTSWITCH			GOUT	TODO
FBCLK_IN_L			DCMUX	TODO
FBCLK_IN_R			DCMUX	TODO
LOCK			GIN	TODO
NRESET			GOUT	TODO
PFDEN			GOUT	TODO
PHASE_DONE			GIN	TODO
PHASE_EN			GOUT	TODO
REG_BYTE_EN		0-1	GOUT	TODO
REG_CLK			DCMUX	TODO
REG_CLK			GOUT	TODO
REG_MDIO_DIS			GOUT	TODO
REG_READ			GOUT	TODO
REG_READDATA		0-15	GIN	TODO
REG_REG_ADDR		0-5	GOUT	TODO
REG_RST_N			GOUT	TODO
REG_SER_SHIFT_LOAD			GOUT	TODO
REG_WRITE			GOUT	TODO
REG_WRITEDATA		0-15	GOUT	TODO
SCANEN			GOUT	TODO
UP_DN			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKDOUT		0	>	DLL:CLKIN	TODO
CLKIN		0-3	<	GPIO:COMBOUT	TODO
CLKOUT		0-8	>	CMUXCR:PLLIN	TODO
CLKOUT		5-8	>	CMUXHG:PLLIN	TODO
CLKOUT		0-8	>	CMUXHR:PLLIN	TODO
CLKOUT		5-8	>	CMUXVG:PLLIN	TODO
CLKOUT		0-8	>	CMUXVR:PLLIN	TODO
EXTCLK			>	GPIO:PLLDIN	TODO
ZDB_IN			<	GPIO:COMBOUT	TODO

### 2.3.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

## **2.3.5 CMUXCR**

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

Name	Instance	Туре	Values	Default	Documentation
CLKPIN_INPUT	SELECT_0	Mux	• pin0 • pin2	pin0	TODO
CLKPIN_INPUT	SELECT_1	Mux	• pin1 • pin3	pin1	TODO
ENABLE_REGIS	TŒ-R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-5	Ram	0-f	f	TODO
NCLKPIN_INPU	T <u>O</u> SELECT_0	Mux	• npin0 • npin2	npin0	TODO
NCLKPIN_INPU	T <u>o</u> select_1	Mux	• npin1 • npin3	npin1	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_ment0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_ment0	vcc	TODO
TOP_PRE_INPU	T_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU	T_SELECT_3	Ram	00-1f	1f	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-5		RCLK	TODO
ENABLE	0-5		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		0-17	<	FPLL:CLKOUT	TODO

### **2.3.6 CMUXHG**

The two Global Horizontal CMUX drive four GCLK grids each.

	Instance	Туре	Values	Default	Documentation
BURST_COUNT		Ram	0-7	0	TODO
BURST_COUNT_	<b>CT</b> RL	Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLKPIN_INPUT_	SELECT_0	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_1	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_2	Mux	• pina • pinb	pina	TODO
CLKPIN_INPUT_	SELECT_3	Mux	• pina • pinb	pina	TODO
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C		Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
ENABLE_REGIST	ÆR_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIST	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-3	Ram	00-3f	23	TODO
NCLKPIN_INPUT		Mux	• npina • npinb	npina	TODO
NCLKPIN_INPUT	COSELECT_1	Mux	• npina • npinb	npina	TODO

Table 8 – continued from previous page

Name Instance	Type	Values	Default	Documentation
NCLKPIN_INPUT <u>0</u> SELECT_2	Mux		npina	TODO
		<ul><li>npina</li><li>npinb</li></ul>		
		• npmo		
NCLKPIN_INPUTOSELECT_3	Mux		npina	TODO
		<ul><li>npina</li><li>npinb</li></ul>		
		IIpinie		
ORPHAN_PLL_INPUT_SELECT_	0 Mux		orphan_pll0	TODO
		orphan_pll(	)	
		•		
		orphan_pll3		
ORPHAN_PLL_INDPOT_SELECT_	.1 Mux		orphan_pll1	TODO
		orphan_pll1		
		•		
		orphan_pll4		
ORPHAN_PLL_INDPUT_SELECT_	2 Mux		orphan_pll2	TODO
		orphan_pll2		
		orphan_phi		
		orphan_pll5		
TESTSYN_ENOUTO_SELECT	Mux		core_en	TODO
		• core_en		
		• pre_synenb		
DYNAMIC_CLK_SELECT	Bool	t/f	f	TODO
FEEDBACK_DRIVER_SELECT_0	Mux	• in0_vcc	in0_vcc	TODO
		• in1		
		• in2_vcc		
		• in3_vcc • in4_vcc		
		• in5		
		• in6 • in7		
		- 1117		

Table 8 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
			values		
FEEDBACK_DE	RIVER_SELECT_1	Mux		in0_vcc	TODO
			• in0_vcc		
			• in1		
			• in2_vcc		
			• in3_vcc		
			• in4 vcc		
			• in5		
			• in6		
			• in7		
ORPHAN PLL	FEEDBACK_OUT_	SRAGCT 0	0-1	0	TODO
	FEEDBACK_OUT_		0-1	0	TODO
			0-1		
PLL_FEEDBAC	K_ENABLE_0	Mux		vcc	TODO
			• vcc		
			<ul><li>pll_mcnt0</li></ul>		
PLL_FEEDBAC	K_ENABLE_1	Mux		vcc	TODO
			• vcc		
			• pll_mcnt0		
			P.IIIIO		
PLL FEEDBAC	K OUT SELECT (	Ram	0-1	0	TODO
		Ram	0-1	0	
PLL_FEEDBAC	K_OUT_SELECT_1	Kaiii	U-1	U	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-1	GCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-3		GCLK	TODO
ENABLE	0-3		GOUT	TODO
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-1	0-3	GOUT	TODO
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		7	<	GPIO:COMBOUT	TODO
NCLKPIN		7	<	GPIO:COMBOUT	TODO
PLLIN		0-7	<	FPLL:CLKOUT	TODO
PLLIN		0-3	<	HPS_CLOCKS:CLKOUT	TODO

### **2.3.7 CMUXVG**

The two Global Vertical CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documentation
BURST_COUNT	0-3	Ram	0-7	0	TODO
BURST_COUNT	_OTRL	Mux	• static • core_ctrl	static	TODO
BURST_EN	0-3	Bool	t/f	f	TODO
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_B		Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
ENABLE_REGIS	TER_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-3	Ram	00-1f	1b	TODO
TESTSYN_ENO	J'O_\$ELECT	Mux	• core_en • pre_synenb	pre_synenb	TODO
DYNAMIC_CLK	SELECT	Bool	t/f	f	TODO
PLL_FEEDBACk		Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACk	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACk	ENABLE_2	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	C_ENABLE_3	Mux	• vcc • pll_ment0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
BURSTCNT		0-2	GOUT	TODO
CLKFBOUT		0-2	GCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-3		GCLK	TODO
ENABLE	0-3		GOUT	TODO
SWITCHCLK	0-3		GIN	TODO
SWITCHIN	0-1	0-3	GOUT	TODO
SYN_EN	0-3		GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		0-11	<	FPLL:CLKOUT	TODO
PLLIN		4-7	<	HPS_CLOCKS:CLKOUT	TODO

### **2.3.8 CMUXHR**

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

Name Instance	Туре	Values	Default	Documentation
CLKPIN_INPUT_SELECT	Mux	a mino	pina	TODO
		• pina • pinb		
		y pino		
ENABLE_REGISTER1MODE	Mux		vcc	TODO
		• enout		
		reg1_eno	11f	
		• regr_eno	at	
		reg2_eno	ut	
		• vcc		
ENABLE_REGISTER1POWER_	UP Num	• 0-1	1	TODO
INPUT_SELECT 0-11	Ram	00-1f	13	TODO
NCLKPIN_INPUTOSELECT	Mux	• npina	npina	TODO
		• npinb		
		Ipino		
BOT_PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_2	Ram	00-1f	1f	TODO
BOT_PRE_INPUT_SELECT_3	Ram	00-1f	1f	TODO
FEEDBACK_DRIVER_SELECT	_0   Mux	• vcc	vcc	TODO
		•		
		orphan_p	ll_mento0	
		•	11 1	
		orpnan_p	ll_mcnto1	
		orphan n	ll_mento2	
			<u></u>	
FEEDBACK_DRIVER_SELECT	_1 Mux	• vcc	vcc	TODO
		•		
		orphan_p	ll_mento0	
		•		
		orphan_p	ll_mento1	
		•		
		orphan_p	ll_mento2	
PLL_FEEDBACK_ENABLE_0	Mux		vcc	TODO
	IVIUA	• VCC		1000
		• pll_mcnt0	9	
PLL_FEEDBACK_ENABLE_1	Mux		vcc	TODO
		• VCC		
		• pll_mcnt0		
PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_2	Ram	00-1f	1f	TODO
PRE_INPUT_SELECT_3	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_1	Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SELECT_2	Ram	00-1f 00-1f	1f	TODO TODO
TOP_PRE_INPUT_SELECT_3 40	Ram	Chante	r 2 CycloneV i	nternals description

Port Name	Instance	Port bits	Route node type	Documentation
CLKFBIN		0-1	DCMUX	TODO
CLKFBOUT		0-1	RCLKFB	TODO
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-11		RCLK	TODO
ENABLE	0-11		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		7	<	GPIO:COMBOUT	TODO
NCLKPIN		7	<	GPIO:COMBOUT	TODO
PLLIN		0-19	<	FPLL:CLKOUT	TODO
PLLIN		20-21	<	HPS_CLOCKS:CLKOUT	TODO

## **2.3.9 CMUXVR**

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documentation
ENABLE_REGIS	TŒR <u>9</u> MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
ENABLE_REGIS	TER2POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-19	Ram	0-f	b	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vcc • pll_mcnt0	vcc	TODO

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0-3	DCMUX	TODO
CLKOUT	0-19		RCLK	TODO
ENABLE	0-19		GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKPIN		0-3	<	GPIO:COMBOUT	TODO
NCLKPIN		0-3	<	GPIO:COMBOUT	TODO
PLLIN		18-24	<	FPLL:CLKOUT	TODO
PLLIN		0-8	<	HPS_CLOCKS:CLKOUT	TODO

#### 2.3.10 CMUXP

The CMUXP drive two PCLK each.

Port Name	Instance	Port bits	Route node type	Documentation
CLKIN		0	DCMUX	TODO
CLKOUT		0-1	PCLK	TODO

## 2.3.11 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Port Name	Instance	Port bits	Route node type	Documentation
CAPTNUPDT_RU			GOUT	TODO
CLKDRUSER			GIN	TODO
CLK_OUT			GIN	TODO
CLK_OUT1			GIN	TODO
CLOCK_CHIPID			DCMUX	TODO
CLOCK_CRC			DCMUX	TODO
CLOCK_OPREG			DCMUX	TODO
CLOCK_PR			DCMUX	TODO
CLOCK_RU			DCMUX	TODO
CLOCK_SPI			DCMUX	TODO
CONFIG			GOUT	TODO
CORECTL_JTAG			GOUT	TODO
CORECTL_PR			GOUT	TODO
CRCERROR			GIN	TODO
DATA		0-15	GOUT	TODO
DATA0IN			GIN	TODO
DATA0OE			GOUT	TODO
DATA0OUT			GOUT	TODO
DATA1IN			GIN	TODO
DATA10E			GOUT	TODO
DATA1OUT			GOUT	TODO
DATA2IN			GIN	TODO
DATA2OE			GOUT	TODO
DATA2OUT			GOUT	TODO
DATA3IN			GIN	TODO
DATA3OE			GOUT	TODO
DATA3OUT			GOUT	TODO
DFT_IN		0-5	GOUT	TODO
DFT_OUT		0-24	GIN	TODO
DONE			GIN	TODO
END_OF_ED_FULLCHIP			GIN	TODO
EXTERNALREQUEST			GIN	TODO
NCE_OUT			GIN	TODO
NTDOPINENA			GOUT	TODO
OERROR			GIN	TODO

Table 9 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
OSC_ENA			GOUT	TODO
OUTPUT_ENABLE			GOUT	TODO
PRREQUEST			GOUT	TODO
READY			GIN	TODO
REGIN			GOUT	TODO
REG_OUT_CHIPID			GIN	TODO
REG_OUT_CRC			GIN	TODO
REG_OUT_OPREG			GIN	TODO
REG_OUT_RU			GIN	TODO
RSTTIMER			GOUT	TODO
RUNIDLEUSER			GIN	TODO
SCE_IN			GOUT	TODO
SHIFTNLD_CHIPID			GOUT	TODO
SHIFTNLD_CRC			GOUT	TODO
SHIFTNLD_OPREG			GOUT	TODO
SHIFTNLD_RU			GOUT	TODO
SHIFTUSER			GIN	TODO
TCKCORE			DCMUX	TODO
TCKUTAP			GIN	TODO
TDICORE			GOUT	TODO
TDIUTAP			GIN	TODO
TDOCORE			GIN	TODO
TDOUTAP			GOUT	TODO
TMSCORE			GOUT	TODO
TMSUTAP			GIN	TODO
UPDATEUSER			GIN	TODO
USR1USER			GIN	TODO

# 2.3.12 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA. TODO: everything

Name	Instance	Туре	Values	Default	Documentation
PCS8G_AGGREG	GATE_DSKW_CO	NTMRQIL		write	TODO
			• write		
			• read		
PCS8G_AGGRE	GATE_DSKW_SM_	LOMPLERATION		xaui_sm	TODO
			• xaui_sm		
			• srio_sm		
PCS8G_AGGREG	GATE_PCS_DW_B	OMDING		disable	TODO
			<ul> <li>disable</li> </ul>		
	GATE_POWERDO		t/f	f	TODO
PCS8G_AGGRE	GATE_REFCLK_D	ICB_680EL_EN	t/f	f	TODO

Table 10 – continued from previous page

Niero	Table 10 – continu			D
Name Instance	Туре	Values	Default	Documentation
PCS8G_AGGREGATE_XAUI	SM Mux	• xaui_legacy • xaui_sm • disable	xaui_legacy_sm y_sm	TODO
		disable		
COM_PCS_PLD_IF-2HIP_EN	Bool	t/f	f	TODO
COM_PCS_PLD_IB-2HRDRS		t/f	f	TODO
COM_PCS_PLD_IB_4HRDRS		t/f	f	TODO
COM_PCS_PLD_IB-2TESTBU			pcs8g	TODO
	3.2_52_3.3.4	• pcs8g • pma_if	pesses	1020
COM_PCS_PLD_I <del>D</del> _1JSRMO	DE_SEIMRST	• usermode • last_frz	usermode	TODO
COM_PCS_PLD_R0_D_SIDE_	RES_SRAGOX	• pld • b_hip	pld	TODO
COM_PCS_PLD_RILD_SIDE_	RES_SRACiix	• pld • b_hip	pld	TODO
COM_PCS_PLD_RILD_SIDE_	RES_SRACIBO	• pld • b_hip	pld	TODO
COM_PCS_PLD_R0_D_SIDE_	RES_SRAGitxl	• pld • b_hip	pld	TODO
COM_PCS_PLD_R0_D_SIDE_	RES_SRAGOX	• pld • b_hip	pld	TODO
COM_PCS_PLD_R0_D_SIDE_	RES_SINGE	• pld • b_hip	pld	TODO
COM_PCS_PLD_RILD_SIDE_	_RES_SMI#	• pld • b_hip	pld	TODO
COM_PCS_PLD_RILD_SIDE_	RES_SIMITI	• pld • b_hip	pld	TODO
		I	<u>.                                    </u>	les on nevt nage

Table 10 – continued from previous page

Name Instance Type	Values	Default	Documentation
COM_PCS_PLD_RI_D_SIDE_RES_SING	Values	pld	TODO
COM_FCS_FED_FUED_SIDE_RES_SIMUX	• pld	più	1000
	• b_hip		
COM_PCS_PLD_RILD_SIDE_RES_SINGIX		1.4	TODO
COM_PCS_PLD_RED_SIDE_RES_SIMUX	1.1	pld	1000
	• pld		
	• b_hip		
COM DCC DLD DLD CIDE DEC CINCO.		1.4	TODO
COM_PCS_PLD_PD_SIDE_RES_SINGS	1.1	pld	1000
	• pld		
	• b_hip		
COM DCC DID DID CIDE DEC CDCO.		1.4	TODO
COM_PCS_PLD_P0_D_SIDE_RES_SINGS	1.1	pld	TODO
	• pld		
	• b_hip		
COM DOG DID OURSE DATE ORONA		1.1	TODO
COM_PCS_PLD_SIPPE_DATA_SRC Mux	11	pld	TODO
	• pld		
	• b_hip		
COM DOG DIMA PERMUTE CREET TENT	. 16	C	TODO
COM_PCS_PMA_IF2AUTO_SPEED_IENVI	t/f	f	TODO
COM_PCS_PMA_IF2BLOCK_SEL Bool	t/f	f	TODO
COM_PCS_PMA_IF2FORCE_FREQIMENT	CC	off	TODO
	• off		
	• force0		
	• force1		
COM DCC DMA FE2C2DCC	4.10	C	TODO
COM_PCS_PMA_IF2G3PCS Bool	t/f t/f	f f	TODO
COM_PCS_PMA_IF2PMA_IF_DFT_BNol COM_PCS_PMA_IF2PMA_IF_DFT_RAID	0-1	0	TODO TODO
COM_PCS_PMA_IF2PMA_IF_DF1kalli COM_PCS_PMA_IF2PM_GEN1_2_CMTx	U-1		TODO
CON_PCS_PINA_IF_PINI_GEN1_2_GMUX	a ant 221s	cnt_32k	1000
	• cnt_32k		
	• cnt_64k		
COM DCS DMA TE2DDMSEI M		dafault	TODO
COM_PCS_PMA_IF2PPMSEL Mux	a defeult	default	וטטט
	• default		
	• ppm_100		
	• ppm_125		
	ppm_62_5		
	• ppm_200		
	• ppm_300		
	• ppm_250		
	• ppm_500		
	ppm_1000		
	bbiii_1000		
	ppm_other		
	ppin_outer		
COM_PCS_PMA_IF2PPM_CNT_R\$TBool	t/f	f	TODO
2 2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1	W.1	<u> </u>	1020

Table 10 – continued from previous page

Nome			Values		Decumentation
Name	Instance	Type		Default	Documentation
	_IF2PPM_EARLY		t/f	f	TODO
COM_PCS_PMA	_ <b>I</b> F2PPM_POST_E	IIDILLEr_DLY	• • • •	200	TODO
			• 200		
			• 400		
PCS8G_BASE_A		Ram	000-7ff		TODO
_	T <u>0</u> B2ROADCAST_I		t/f	f	TODO
	K_01- <u>2</u> 2_SYMBOL_E		000-fff	0	TODO
PCS8G_DIGI_RX	K_ <b>(&amp;B</b> 10B_DECODI	E <b>R</b> Mux		off	TODO
			• off		
			• sgx		
			• ibm		
PCS8G_DIGI_RX	K_08-B10B_DECODE	ERMOUTPUT_SEL		data_8b10b	TODO
			•		
			data_8b10b		
			•		
			data_xaui_s	m	
PCS8G DIGI RX	K_OACC_BLOCK_S	E <b>M</b> ux		same	TODO
			• same		
			• other		
PCS8G DIGI RX	K_OADTO_ERROR_	RBBbJACE EN	t/f	f	TODO
	X_OADUTO_SPEED_1		40 bits	0	TODO
	K_OBDS_DEC_CLO		t/f	f	TODO
	K_(B2ST_CLOCK_C		t/f	f	TODO
	K_0B2ST_CLR_FLA		t/f	f	TODO
PCS8G_DIGI_RX		Mux	UI	disable	TODO
T COOC_DIGI_IO	L_WEST_VER	WIGA	• disable	disable	1000
			·		
			incremental		
			• cjpat		
			• crpat		
			Cipat		
PCSSG DIGI PX	K_(BZT_REVERSAI	TRAM	t/f	f	TODO
	K_GB2T_REVERSAL K_GB2YTEORDER_C			f	TODO
	X_(B2YTE_DESERIA		LIGHT	disable	TODO
rcsog_digi_RX	LUBATE_DESEKTA	V TTAKNATISTIK	A disable	uisable	1000
			• disable		
			• bds_by_2		
			, i. i. o	1-4	
			bds_by_2_d	iei	
DOGGO DIGI DI	A DAVIDE ORDER	D	22.1.4		TODO
PCS8G_DIGI_RX		Ram	23 bits	0	TODO
PCS8G_DIGI_RX	X_@=DR_CTRL	Ram	30 bits	0	TODO
·					
PCS8G_DIGI_RX PCS8G_DIGI_RX	K_@FIFO_RST_PLI	D <u>B</u> &TRL_EN Ram	t/f 00-ff	f 0	TODO TODO

Table 10 – continued from previous page

Name	Instance	ole 10 – continued Type	Values	Default	Documentation
PCS8G DIGI RX		Mux	values	clk1	TODO
PC36G_DIGI_R/	1_W=K.K.1	IVIUX	• clk1	CIKI	1000
			• tx_pma		
			_		
			• agg		
			agg_top_or_	hottom	
			#55_top_or_		
PCS8G_DIGI_RX	( OEP.K2	Mux		rcvd_clk	TODO
		171011	<ul><li>rcvd_clk</li></ul>	10,00_0111	1020
			• tx_pma		
			•		
			refclk_dig2		
			_ &		
	COLK_FREE_RU	N <b>IBN</b> ING_EN	t/f	f	TODO
PCS8G_DIGI_RX	<u>DESKEW</u>	Mux		disable	TODO
			<ul> <li>disable</li> </ul>		
			• xaui		
			• srio_v2p1		
Daggar Bray Br	A DECIVERY DECI		. 10		mor o
	COESKEW_PROC		t/f	f	TODO
	_ODESKEW_RDCI	. – –	t/f	f	TODO
		WREATING EN		f	TODO
	(_(10)2W_PC_WRCL1 (_(10)2W_RM_RDCL1		t/f t/f	f	TODO TODO
			t/f	f	TODO
			t/f	f	TODO
	(		t/f	f	TODO
	(JEIDLE_EIOS_EI	_	t/f	f	TODO
	_GEDDLE_ENTRY_		t/f	f	TODO
	CENTRY_		t/f	f	TODO
	CERR FLAGS SE	T —	V1	flags_8b10b	TODO
T C500_DIGI_R2	L_GER_1 LAGS_SI	LIVIUX	•	nags_00100	ТОВО
			flags_8b10b		
			• flags_wa		
			<b>.</b>		
PCS8G_DIGI_RX	CONVALID_CODE	_ <b>B</b> bo <b>A</b> G_ONLY_EI	N t/f	f	TODO
	(_0P-ALD_EDB_ERR			edb	TODO
			• edb		
			• pad		
			•		
			edb_dynam	ic	
PCS8G DIGI RX	COPARALLEL LO	OBBAICK EN	t/f	f	TODO
	COPOCFIFO_RST_PI	_	t/f	f	TODO
	COPCS_BYPASS_E		t/f	f	TODO
	COPOS_URST_EN		t/f	f	TODO
	CPC_RDCLK_GA		t/f	f	TODO

Table 10 – continued from previous page

Name Instance		d from previous pa	Default	Documentation
l l	Type	values		
PCS8G_DIGI_RX_IPEIASE_COMPE	NIMAX ION_FIFO		normal_latency	TODO
		normal_late	ncy	
		•	1.1.	
		pid_ctrl_no	rmal_latency	
		• , , ,		
		low_latency	1	
		•	1 .	
		pid_ctrl_lov	v_latency	
		•		
		register_fife	)	
DOGGO DICL DV (DDE IE EN	D 1	11C	C	TODO
PCS8G_DIGI_RX_PPE_IF_EN	Bool	t/f	f	TODO
PCS8G_DIGI_RX_P2ANE_BONDI		t/f	f	TODO
PCS8G_DIGI_RX_PPLANE_BONDI		t/f	f	TODO
PCS8G_DIGI_RX_PMA_DW	Num		8	TODO
		• 8		
		• 10		
		• 16		
		• 20		
DCCCC DICL DV (DOL ADITY IN	(IIII) CHONI ENI	1/F	r	TODO
PCS8G_DIGI_RX_POLARITY_INV		t/f	f	TODO
PCS8G_DIGI_RX_POLINV_8B10B		t/f	f	TODO
PCS8G_DIGI_RX_PRBS_CLOCK_0		t/f	f	TODO
PCS8G_DIGI_RX_PRBS_CLR_FLA		t/f	f	TODO
PCS8G_DIGI_RX_IPRBS_VER	Mux	1. 1.1	disable	TODO
		• disable		
		• , , ,	0.10	
		prbs_7_dw_	8_10	
		• 1 22 1	1.6	
		prbs_23_dv	v_hf_sw	
		•	1. C 1 1 C .	
		pros_/_sw_	hf_dw_lf_sw	
		maha 1£ J	mf our	
		prbs_lf_dw	_1111_8W	
		prbs_23_sw	mf dw	
		• prbs_25_sw	_IIII_uw	
		• pros_13 • prbs_31		
		- pros_31		
PCS8G_DIGI_RX_(RATHER_MATC	'HR am	68 bits	0	TODO
PCS8G_DIGI_RX_R2VD_CLK	Mux	00 016	rcvd_clk	TODO
1 COOO_DIGI_ICA_IRE V D_CLR	IVIUA	• rcvd_clk	icvu_cik	1000
		• tx_pma		
		LA_pina		
PCS8G_DIGI_RX_(RD_CLK	Mux		rx_clk	TODO
1 COOC_DIGI_ICA_KD_CLIX	1/14/	• rx_clk	IA_CIK	1000
		• pld		
		Più		
PCS8G_DIGI_RX_@EFCLK_SEL_E	NRool	t/f	f	TODO
I COOC_DIGI_IMI_IKEI CLIK_SEL_I	1 5001	W1	oontine	

Table 10 – continued from previous page

Table 10 - Continue			
Name Instance Type	Values	Default	Documentation
PCS8G_DIGI_RX_IRE_BO_ON_WA_BNol	t/f	f	TODO
PCS8G_DIGI_RX_CRUNLENGTH_CHEGGK	00-7f	0	TODO
PCS8G_DIGI_RX_0SW_DESKEW_WR6alK_GATING	_EXF	f	TODO
PCS8G_DIGI_RX_0SW_PC_WRCLK_BGATING_EN	t/f	f	TODO
PCS8G_DIGI_RX_@W_RM_RDCLK_K@ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX_05-3V_RM_WRCLKB66/ITING_EN	t/f	f	TODO
PCS8G_DIGI_RX_@YMBOL_SWAP_BEO01	t/f	f	TODO
PCS8G DIGI RX CFEST BUS SEL Mux		prbs_bist	TODO
PCS8G_DIGI_RX_0V2\(\text{ALID_MASK_ENSOOl}\) PCS8G_DIGI_RX_0V2\(\text{A_BOUNDARY_MLOCK}\)	• prbs_bist • tx • tx • tx_ctrl_pla • wa • deskew • rm • rx_ctrl • pcie_ctrl • rx_ctrl_pla • agg	ne	TODO
PCS8G_DIGI_RX_0W2A_CLK_SLIP_SRAGING	auto_align_ • sync_sm • determinist • bit_slip		TODO
PCS8G DIGI RX 0A/2A CLOCK GATBING EN	t/f	f	TODO
PCS8G_DIGI_RX_0w2a_DET_LATEN@mixSYNC_STA	• delayed • immediate	delayed	TODO
PCS8G_DIGI_RX_0W2A_DISP_ERR_FB.40G_EN	t/f	f	TODO
PCS8G_DIGI_RX_0A2A_KCHAR_EN Bool	t/f	f	TODO
PCS8G_DIGI_RX_0W2A_PD Ram	43 bits	0	TODO
PCS8G_DIGI_RX_0A2A_PLD_CONTROLLED		level_sensitive	TODO
	level_sensi  pid_ctrl_sv  rising_edge	V	
PCS8G_DIGI_RX_0W2A_SYNC_SM_CREATL	38 bits	0	TODO
<u> </u>	1		ies on next page

Table 10 – continued from previous page

Name a		oie 10 – continued		<u> </u>	D
Name	Instance	Туре	Values	Default	Documentation
PCS8G_DIGI_RX	K_0W2R_CLK	Mux		rx_clk2	TODO
			• rx_clk2		
			•		
			txfifo_rd_cl	k	
PCS8G_DIGI_TX	(_ <b>(8</b> + <b>B</b> 10B_DISP_CT	R <b>W</b> ux		off	TODO
			• off		
			• on_ib		
			• on		
			-		
PCS8G DIGI TX	(_ <b>®-B</b> 10B_ENCODE	- RMux		off	TODO
1 0000_D101_17	L_WIZ10D_EI\CODI	DINIUX	• off	OII	1000
			• ibm		
			• sgx		
DOGGO DIGI TY	( MN10D ENGOS	D AINIDI TO		•	TODO
PCS8G_DIGI_TX	<b>₹_%-13</b> 10B_ENCODI	EKMIUNPUT		xaui_sm	TODO
			• xaui_sm		
			•		
			normal_data	a_path	
			•		
			gige_idle_c	onversion	
PCS8G_DIGI_TX	CACC_BLOCK_S	EMux		same	TODO
			• same		
			<ul><li>other</li></ul>		
PCS8G DIGI TX	(_0B2ST_CLOCK_C	ABGOIEN	t/f	f	TODO
PCS8G_DIGI_TX		Mux	41	disable	TODO
1 0000_D101_17	L_WEST_CEN	With	• disable	disable	ТОВО
			- disable		
			in anamantal		
			incremental		
			• cjpat		
			• crpat		
Page 5 7 7 7			. 10		mon o
PCS8G_DIGI_TX		Bool	t/f	f	TODO
	(_0B2T_REVERSAL		t/f	f	TODO
	(_ <b>(B-S</b> _CLOCK_GA		t/f	f	TODO
	<b>₹_0BY</b> PASS_PIPEL1		t/f	f	TODO
	(_0BYTE_SERIALI	_	t/f	f	TODO
	C_CC_DISPARITY	F 1	t/f	f	TODO
PCS8G_DIGI_TX	(_@D_PATTERN	Ram	000-1ff	0	TODO
	C_DYNAMIC_CLO		t/f	f	TODO
	( <b>FI</b> FORD CLOCK		t/f	f	TODO
	(_FFFOWR_CLOC		t/f	f	TODO
	CFORCE_ECHAR		t/f	f	TODO
	(_ <b>JFO</b> RCE_KCHAR		t/f	f	TODO
			V1		
PCS8G_DIGI_T2	C_662_FREQUENC	Y <u>M</u> MUXALING	cc	off	TODO
			• off		
			• on		
				continu	ies on next nage

Table 10 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
PCS8G_DIGI_TX		Bool	t/f	f	TODO
PCS8G_DIGI_TX	_ <b>P</b> 2FIFO_URST_	E <b>lB</b> ool	t/f	f	TODO
	_ <b>OP-C</b> S_BYPASS_E		t/f	f	TODO
PCS8G_DIGI_TX	C. Ф₽∄ASE_COMPE	NSIATION_FIFO	• normal_late		TODO
			pid_ctrl_no.  low_latency  pid_ctrl_lov  register_fife	v_latency	
PCS8G_DIGI_TX	(_PPIFIFO_REFCL	K <u>MBıx</u> SEL	• refclk • tx_pma	refclk	TODO
PCS8G_DIGI_TX	CPEFIFO_WRITE	_OLuK_SEL	• pld • tx_clk	pld	TODO
PCS8G_DIGI_TX	_ <b>@</b> 2ANE_BONDI	N <b>B</b> oOOMP_EN	t/f	f	TODO
PCS8G_DIGI_TX	(_ <b>P-2</b> -ANE_BONDI	N <b>W</b> <u>L</u> GONSUMPTIO	on individual bundled_ma slave_above slave_below		TODO
PCS8G_DIGI_TX	(P2ANE_BONDI	N <mark>o/</mark> L©ONSUMPTIO	o individual bundled_ma slave_above slave_below		TODO
PCS8G_DIGI_TX	_ <b>(P</b> -12ANE_BONDI	N <b>B</b> oMASTER	t/f	f	TODO
PCS8G_DIGI_TX		Num	• 8 • 10 • 16 • 20	8 f	TODO
1 C300_DIUI_1/	7 4 4 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LANGUE DIN_EIN	<i>U</i> 1		IODO

Table 10 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
	(_PRBS_CLOCK_(	Type	t/f	f	TODO
			U/I	_	TODO
PCS8G_DIGI_TX	TARB2 GEN	Mux	• diaabla	disable	1000
			• disable		
			prbs_7_dw_	9 10	
			pros_/_uw_	_6_10	
			prbs_23_dw	, hf cw	
			pros_23_dw	/_III_3W	
			prbs 7 sw	hf_dw_lf_sw	
			•	<u>-</u>	
			prbs_lf_dw	mf sw	
			•	_	
			prbs_23_sw	_mf_dw	
			• prbs_15		
			• prbs_31		
	<b>_</b> \$¥MBOL_SWAF	_	t/f	f	TODO
PCS8G_DIGI_TX	_OFXCLK_FREER	U <b>N</b> oEN	t/f	f	TODO
	C_OFXPCS_URST_E		t/f	f	TODO
PCS8G_MDIO_D		Bool	t/f	f	TODO
PCS8G_MDIO_D		Bool	t/f	f	TODO
	Т <b>В_2</b> TOP_DESERI <i>A</i>	_	t/f	f	TODO
PCS8G_PIPE_IN	TB-2TOP_ERROR_	R <b>M</b> RIxACE_PAD		edb	TODO
			• edb		
			• pad		
DOGGOOD PURE IN	THE COR IN THE COR	AD DEDODEDIC	. 10	C	TODO
	TB_TOP_IND_ER			f	TODO
	TB-TOP_PHYSTA			f	TODO
	TB-TOP_RPRE_EN		30 bits	0	TODO
	TB-TOP_RVOD_S	_	30 bits	0	TODO
	TB-TOP_RXDETE		t/f t/f	f f	TODO
	TB_TOP_RX_PIPE			f	TODO
	TB-2TOP_TXSWIN TB-2TOP TX PIPE	_	t/f t/f	f	TODO TODO
		Bool	t/f	f	TODO
	_I <b>ΘQ</b> LATION_EN Τ <b>Β-2</b> ΤΟΡ_ELECIDI		0-7	0	TODO
			0-7	0	TODO
	TB-2TOP_PHY_STA		0- / t/f	f	TODO
	UQ-72_BROADCAS		000-7ff	1	TODO
PLD_PCS_IF_BA		Ram	t/f	f	TODO
	_ws_cvp_en _ <b>ds</b> _force_en	Bool	t/f	f	TODO
	_ws_force_en R0_2SOLATION_E		t/f	f	TODO
	WLT BROADCAS		t/f	f	TODO
PMA_PCS_DEFA		Ram	000-7ff	1	TODO
PMA_PCS_IF_BA	_		t/f	f	TODO
		Bool	t/f	f	
	DODIS_FORCE_EN		t/f	f	TODO
PIMA_PCS_POW	E <b>R-2</b> ISOLATION_E	I DOODE	V/I		TODO

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RX_PCS_PLD_II	PCS_SIDE_BLO	CM <u>u</u> SEL	• default • pcs8g	default	TODO
RX_PCS_PLD_S	IDDE2_DATA_SRC	Mux	• pld • b_hip	pld	TODO
RX_PCS_PMA_I	F0-2	Mux	• default • pcs8g	default	TODO
RX_PCS_PMA_I	F <u>O</u> CLKSLIP_SEL	Mux	• pld • slip_pcs8g	pld	TODO
TX_PCS_PLD_S	IDE2DATA_SRC	Mux	• pld • b_hip	pld	TODO
TX_PCS_PMA_I	F_0B1LOCK_SEL	Mux	• default • pcs8g	default	TODO

# 2.3.13 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
BIST_MEMORY	SETTINGS_DATA	Ram	75 bits	0	TODO
BRIDGE_66MHZ	CAP	Bool	t/f	f	TODO
BR_RCB		Mux		ro	TODO
			• ro		
			• rw		
BYPASS_CDC		Bool	t/f	f	TODO
BYPASS_CLK_S	WITCH	Bool	t/f	f	TODO
BYPASS_TL		Bool	t/f	f	TODO
CDC_CLK_REL	ATION	Mux		plesiochronous	TODO
			•		
			plesiochron	ous	
			•		
			mesochrono	us	
CDC_DUMMY_I	NSERT_LIMIT_D	A'RAim	0-f	0	TODO

Table 11 – continued from previous page

Name Instar		nued from previous	Default	Documentation
	71	Values		
CORE_CLK_DISABLE_	CLK_SWITCMHUX	•	core_clk_out	TODO
		core_clk	_out	
		• pld_clk		
CORE_CLK_DIVIDER	Num		4	TODO
		• 1-2		
		• 4		
		• 8 • 16		
		10		
CORE_CLK_OUT_SEL	Mux		div_1	TODO
		• div_1	_	
		• div_2		
CORE_CLK_SEL	Mux		core_clk_out	TODO
		•		
		core_clk	_out	
		• pld_clk		
CORE CLK SOURCE	Mux		pll_fixed_clk	TODO
CORL_CER_SOURCE	With	•	pii_iixeu_eik	ТОВО
		pll_fixed	Lelk	
		•		
		core_clk	_in	
		• pclk_in		
CVP_CLK_RESET	Bool	t/f	f	TODO
CVP_DATA_COMPRESS		t/f	f	TODO
CVP_DATA_ENCRYPTE		t/f	f	TODO
CVP_ISOLATION	Bool	t/f	f	TODO
CVP_MODE_RESET	Bool	t/f	f	TODO
CVP_RATE_SEL	Mux	• full_rate	full_rate	TODO
		• half_rate		
		- nan_rate		
DEVICE_NUMBER_DA	TA Ram	00-1f	0	TODO
DEVSELTIM	Mux		fast_devsel_dec	
		•		
		fast_dev	sel_decoding	
		•		
		medium_	_devsel_decoding	
		•		
		slow_de	vsel_decoding	
DISABLE_AUTO_CRS	Bool	t/f	f	TODO
DISABLE_CLK_SWITC		t/f	f	TODO
DISABLE_LINK_X2_SU		t/f	f	TODO
DISABLE_TAG_CHECK		t/f	f	TODO
EI_DELAY_POWERDO	WN_COUNTRAMATA	00-ff	0	TODO

Table 11 – continued from previous page

Name	Name			Values	Default	Documentation
ENABLE_CHOI_PCLK_OUT						
Polk_ch0				U1		
Polk_central	ENABLE_CHUI_I	PCLK_OUT	Mux	• nelk ch()	pcik_ciio	TODO
ENABLE_CHO_FCLK_OUT				1 -		
Polk_central				pen_em		
Pelk_central	ENABLE CHO P	CLK OUT	Mux		pclk central	TODO
ENABLE_RX_BUFFER_CHECKINGBool				•	F	
ENABLE_RX_BUFFER_CHECKINGBool   Uf   f   TODO				pclk_centra	1	
ENABLE_RX_BUFFER_CHECKINGBool   Uf   f   TODO				•		
ENABLE_RX_REORDERING				pclk_ch01		
ENABLE_RX_REORDERING						
FASTB2BCAP						
FC_INIT_TIMER_DATA		CORDERING				
FLOW_CONTROL_TIMEOUT_COUNTAINDATA						
FLOW_CONTROL_UPDATE_COUNT&BATA						
GEN12_LANE_RATE_MODE						I I
HARD_RESET_BYPASS				00-1f	-	
HARD_RESET_BYPASS	GEN12_LANE_R	ATE_MODE	Mux		genl	TODO
HARD_RESET_BYPASS Bool  IEI_ENABLE_SETTINGS  Mux  disabled  TODO   TODO  Dellogen1_infei  gen2_infei_infsd_gen1_infei  gen2_infei_infsd_gen1_infei  gen2_infei infsd_gen1_infei  dellogen				• gen1		
HARD_RESET_BYPASS Bool  IEI_ENABLE_SETTINGS  Mux  disabled  TODO   TODO  Dellogen1_infei  gen2_infei_infsd_gen1_infei  gen2_infei_infsd_gen1_infei  gen2_infei infsd_gen1_infei  dellogen				gan1 gan2		
IEI_ENABLE_SETTINGS  Mux  disabled  pen2_infei_logic  gen2_infei_gen1_infei_sd  gen2_infei_infsd_gen1_infei_infsd  DITAG_ID_DATA Ram 128 bits 0 TODO  LOI_ENTRY_LATENCY_DATA Ram 00-1f 0 TODO  LANE_MASK  Mux  x8 x8 x1 x2 x2 x4  LATTIM_RO_DATA Ram 00-7f 0 TODO  MIDIO_CB_OPBIT_ENABLE Bool Mux  ro ro TODO				gen1_gen2		
IEI_ENABLE_SETTINGS  Mux  disabled  pen2_infei_logic  gen2_infei_gen1_infei_sd  gen2_infei_infsd_gen1_infei_infsd  DITAG_ID_DATA Ram 128 bits 0 TODO  LOI_ENTRY_LATENCY_DATA Ram 00-1f 0 TODO  LANE_MASK  Mux  x8 x8 x1 x2 x2 x4  LATTIM_RO_DATA Ram 00-7f 0 TODO  MIDIO_CB_OPBIT_ENABLE Bool Mux  ro ro TODO	HARD RESET B	YPASS	Rool	t/f	f	TODO
disabled disable_iei_logic gen2_infei_gen1_infei gen2_infei_gen1_infei_sd gen2_infei_infsd_gen1_infei_sd gen2_infei_infsd_gen1_infei_infsd gen2_infei_infsd_gen1_infei_infsd gen2_infei_infsd_gen1_infei_infsd  JTAG_ID_DATA Ram 128 bits 0 TODO LO1_ENTRY_LATENCY_DATA Ram 00-1f 0 TODO LANE_MASK  **x8 **x1 **x2 **x4 **x4 **x8 **x1 **x2 **x4 **x4 **x8 **x1 **x2 **x4 **x8 **x1 **x2 **x4 **x4 **x4 **x8 **x1 **x2 **x4 **x4 **x4 **x4 **x4 **x4 **x5 **x6 **x6 **x6 **x6 **x1 **x7 **x6 **x6 **x6 **x6 **x6 **x6 **x6				01		
disable_iei_logic   gen2_infei_gen1_infei   gen2_infei_gen1_infei   gen2_infei_gen1_infei_sd   gen2_infei_infsd_gen1_infei_sd   gen2_infei_infsd_gen1_infei_infsd     JTAG_ID_DATA				disabled		
Sen2_infei_gen1_infei   gen1_infei   gen2_infei_gen1_infei   gen2_infei_gen1_infei_sd   gen2_infei_infsd_gen1_infei_sd   gen2_infei_infsd_gen1_infei_infsd   gen2_infei_infsd_gen1_infei_infsd   gen2_infei_infsd_gen1_infei_infsd   gen2_infei_infsd_gen1_infei_infsd   gen2_infei_infsd_gen1_infei_infsd   gen2_infei_infsd_gen1_infei_infsd   gen2_infei_infsd_gen1_infei_sd   gen2_infei_infsd_gen1_infei_sd   gen2_infei_infsd_gen1_infei_sd   gen2_infei_infsd_gen1_infei_sd   gen2_infei_gen1_infei_sd   gen2_infei_gen				•		
Sen2_infei_gen1_infei_sd   Gen2_infei_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infei_infsd_gen1_inf				disable_iei_	logic	
Sen2_infei_gen1_infei_sd   Gen2_infei_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_sd   Gen2_infei_infsd_gen1_infei_infsd   Gen2_infei_infei_infsd_gen1_inf				•		
Sen2_infei_infsd_gen1_infei_sd				gen2_infei_	gen1_infei	
Sen2_infei_infsd_gen1_infei_sd				•		
TAG_ID_DATA				gen2_infei_	gen1_infei_sd	
TAG_ID_DATA				•		_
JTAG_ID_DATA				gen2_infei_	infsd_gen1_infei_s	sd
JTAG_ID_DATA				•		. C 1
L01_ENTRY_LATENCY_DATA         Ram         00-1f         0         TODO           LANE_MASK         Mux         • x8         • x1         • x2         • x4           LATTIM_RO_DATA         Ram         00-7f         0         TODO           MDIO_CB_OPBIT_ENABLE         Bool         t/f         f         TODO           MEMWRINV         Mux         • ro         • ro         • ro         • ro				gen2_infei_	infsd_gen1_infei_i 	ntsa
L01_ENTRY_LATENCY_DATA         Ram         00-1f         0         TODO           LANE_MASK         Mux         • x8         • x1         • x2         • x4           LATTIM_RO_DATA         Ram         00-7f         0         TODO           MDIO_CB_OPBIT_ENABLE         Bool         t/f         f         TODO           MEMWRINV         Mux         • ro         • ro         • ro         • ro	ITAG ID DATA		Ram	128 hits	0	TODO
LANE_MASK         Mux         • x8         • x1         • x2         • x4         • x4         TODO           LATTIM_RO_DATA         Ram         00-7f         0         TODO           MDIO_CB_OPBIT_ENABLE         Bool         t/f         f         TODO           MEMWRINV         Mux         • ro         • ro         • ro		TENCY DATA			-	
LATTIM_RO_DATA   Ram   00-7f   0   TODO		LLICI_DAIA		00-11	-	
LATTIM_RO_DATA Ram 00-7f 0 TODO  MDIO_CB_OPBIT_ENABLE Bool t/f f TODO  MEMWRINV Mux ro TODO  • ro • rw	DI II IL_IVIAGIX		IviuA	• x8	AU	1000
LATTIM_RO_DATA         Ram         00-7f         0         TODO           MDIO_CB_OPBIT_ENABLE         Bool         t/f         f         TODO           MEMWRINV         Mux         ro         TODO           • ro         • rw         TODO						
LATTIM_RO_DATA Ram 00-7f 0 TODO MDIO_CB_OPBIT_ENABLE Bool t/f f TODO MEMWRINV Mux ro TODO * ro * ro * rw						
MDIO_CB_OPBIT_ENABLE  Bool  t/f  f  TODO  TODO  ro  ro						
MDIO_CB_OPBIT_ENABLE  Bool  t/f  f  TODO  TODO  ro  ro						
MEMWRINV Mux  o ro o rw  TODO			Ram			
• ro • rw		Γ_ENABLE		t/f	f	
• rw	MEMWRINV		Mux		ro	TODO
application of the second seco				• rw		
						loo on most many

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
MILLISECOND	CYCLE_COUNT_		20 bits	0	TODO
MULTI_FUNCTI		Num		1	TODO
_			• 1-8		
NATIONAL_INS	T_THRU_ENHAN	C <b>B</b> ool	t/f	f	TODO
PCIE_MODE		Mux		ep_native	TODO
			<ul><li>ep_native</li></ul>		
			<ul><li>ep_legacy</li></ul>		
			• rp		
			• sw_up		
			• sw_dn		
			• bridge		
			0	la.	
			switch_mod	ie	
			shared mod	ام	
			shareu_moo	iC	
PCIE_SPEC_1P0	COMPLIANCE	Mux		spec_1p0a	TODO
	_ COM EM N (CE	111671	•	spec_rpou	1020
			spec_1p0a		
			• spec_1p1		
PCLK_OUT_SEI		Mux		core_clk_en	TODO
			•		
			core_clk_en	1	
			<ul><li>pclk_out</li></ul>		
DIDENA DEDITO	CEL	D 1	.16	<u> </u>	TODO
PIPEX1_DEBUG		Bool	t/f	f	TODO
PLNIOTRI_GAT		Bool	t/f 00-ff	f	TODO TODO
REGISTER_PIPE		Ram Bool	t/f	0 f	TODO
	_SIGNALS R_LAST_ACTIVE_		00-ff	0	TODO
	R_LAST_ACTIVE_ R MEMORY SET		000-ffff	0	TODO
	COUNT_FREF_C		20 bits	0	TODO
	COUNT_FREF_CI		20 bits	0	TODO
	E2_CRST_N_INV	_	t/f	f	TODO
	E2_RST_N_INV	Bool	t/f	f	TODO
	E2_RST_IV_INV E2_SRST_N_INV	Bool	t/f	f	TODO
RSTCTRL_DEBU		Bool	t/f	f	TODO
	CE_INACTIVE_RS		t/f	f	TODO
TEST CTILL_TORK	Y	1 2 0 0 1	W 1	*	1000

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RSTCTRL_FREF		Mux		disabled	TODO
_	_		<ul> <li>disabled</li> </ul>		
			• ch0_sel		
			• ch1_sel		
			• ch2_sel		
			• ch3_sel		
			• ch4_sel		
			• ch5_sel		
			<ul><li>ch6_sel</li></ul>		
			• ch7_sel		
			• ch8_sel		
			• ch9_sel		
			• ch10_sel		
			• ch11_sel		
RSTCTRL_HAR	D_BLOCK_ENABI	LBMux		hard_rst_ctl	TODO
			•		
			hard_rst_ctl		
			•		
			pld_rst_ctl		
RSTCTRL_HIP_	EP	Mux		hip_not_ep	TODO
			•		
			hip_not_ep		
			• hip_ep		
RSTCTRL_LTSS	M DISABLE	Bool	t/f	f	TODO
	K_TX_PLL_LOCK		U1	disabled	TODO
TISTOTILE_IVII IS			<ul> <li>disabled</li> </ul>	aisasica	1020
			• ch1_sel		
			• ch4_sel		
			•		
			ch4_10_sel		
RSTCTRL_OFF_	CAL_DONE_SELI	E <b>O</b> Mux		disabled	TODO
			<ul> <li>disabled</li> </ul>		
			• ch0_out		
			• ch01_out		
			•		
			ch0123_out		
			•		
			ch0123_567	78_out	

Table 11 – continued from previous page

Name	Instance	ole 11 – continue	Values	Default	Documentation
	CAL_EN_SELECT			disabled	TODO
			<ul><li>disabled</li><li>ch0_out</li></ul>		
			• ch01_out		
			ch0123_out		
			ch0123_56	78_out	
RSTCTRL_PERS	TN_SELECT	Mux	•	perstn_pin	TODO
			perstn_pin		
			perstn_pld		
RSTCTRL_PERS	T_ENABLE	Mux	• level	level	TODO
			• neg_edge		
RSTCTRL_PLD_		Bool	t/f	f	TODO
	CS_RST_N_INV CS_RST_N_SELE	Bool	t/f	f disabled	TODO TODO
			• disabled • ch0_out • ch01_out • ch0123_out • ch0123456	78_out	
RSTCTRL_RX_I	LL_FREQ_LOCK_	_SWILECT	• disabled	disabled	TODO
			• ch0_sel • ch01_sel •		
			ch0123_sel		
			ch0123_56	78_phs_sel	
			ch0123_ph	s_sel	
			ch01_phs_s	sel	
			ch0_phs_se	1	
	1		I	1	<u> </u>

Table 11 – continued from previous page

Namo Instanco	Typo	Values	Default	Documentation
Name Instance	Type	values	disabled	TODO
RSTCTRL_RX_PLL_LOCK_SELE	↓ IVIUX	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_567		ТОБО
RSTCTRL_RX_PMA_RSTB_CMU	SMUECT	• disabled • ch1cmu_sel • ch4cmu_sel • ch4_10cmu		TODO
RSTCTRL_RX_PMA_RSTB_INV	Bool	t/f	f	TODO
RSTCTRL_RX_PMA_RSTB_SELE	CMux	• disabled • ch0_out • ch01_out • ch0123_out • ch01234567	78_out	TODO
RSTCTRL_TIMER_A_TYPE	Mux	disabled     milli_secs     micro_secs     fref_cycles	disabled	TODO
RSTCTRL_TIMER_A_VALUE RSTCTRL_TIMER_B_TYPE	Ram Mux	• disabled • milli_secs • micro_secs • fref_cycles	0 disabled	TODO TODO
RSTCTRL_TIMER_B_VALUE	Ram	00-ff	0	TODO

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documentation
RSTCTRL_TIMER_C_TYPE	Mux	• disabled	disabled	TODO
		• milli_secs		
		micro_secs		
		fref_cycles		
RSTCTRL_TIMER_C_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_D_TYPE	Mux	• disabled • milli_secs • micro_secs	disabled	TODO
		fref_cycles		
RSTCTRL_TIMER_D_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_E_TYPE	Mux	<ul><li>disabled</li><li>milli_secs</li><li>micro_secs</li><li>fref_cycles</li></ul>	disabled	TODO
RSTCTRL_TIMER_E_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_F_TYPE	Mux	• disabled • milli_secs • micro_secs • fref_cycles	disabled	TODO
RSTCTRL_TIMER_F_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_G_TYPE	Mux	• disabled • milli_secs • micro_secs • fref_cycles	disabled	TODO
RSTCTRL_TIMER_G_VALUE	Ram	00-ff	0	TODO

Table 11 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TIMER_H_TYPE	Mux	<ul><li>disabled</li><li>milli_secs</li><li>micro_secs</li><li>fref_cycles</li></ul>	disabled	TODO
RSTCTRL_TIMER_H_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_I_TYPE	Mux	<ul><li>disabled</li><li>milli_secs</li><li>micro_secs</li><li>fref_cycles</li></ul>	disabled	TODO
RSTCTRL_TIMER_I_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_J_TYPE	Mux	<ul><li>disabled</li><li>milli_secs</li><li>micro_secs</li><li>fref_cycles</li></ul>	disabled	TODO
RSTCTRL_TIMER_J_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TX_CMU_PLL_LOCK_		<ul><li>disabled</li><li>ch1_sel</li><li>ch4_sel</li><li>ch4_10_sel</li></ul>	disabled	TODO
RSTCTRL_TX_LC_PLL_LOCK_SE	ROMU	<ul><li>disabled</li><li>ch1_sel</li><li>ch7_sel</li></ul>	disabled	TODO
RSTCTRL_TX_LC_PLL_RSTB_SE	L <b>IN</b> GIR	<ul><li>disabled</li><li>ch1_out</li><li>ch7_out</li></ul>	disabled	TODO
RSTCTRL_TX_PCS_RST_N_INV	Bool	t/f	f	TODO

Table 11 – continued from previous page

Table 11 – continued from previous page				
Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TX_PCS_RST_N_SELE	C <b>M</b> ux		disabled	TODO
		<ul> <li>disabled</li> </ul>		
		• ch0_out		
		• ch01_out		
		•		
		ch0123_out		
		•		
		ch01234567	/8_out	
		1.0122.45.65	10. 10.	
		ch01234567	/8_10_out	
DOTOTOL TY DAA DOTO INY	D 1	t/f	f	TODO
RSTCTRL_TX_PMA_RSTB_INV	Bool	t/f	f	TODO
RSTCTRL_TX_PMA_SYNCP_INV	Bool	V1	_	
RSTCTRL_TX_PMA_SYNCP_SEL	EWNUX	. 4:1.1.4	disabled	TODO
		• disabled		
		• ch1_out		
		• ch4_out		
		ch4_10_out		
		C114_10_0ut		
RXFREQLK_CNT_DATA	Ram	20 bits	0	TODO
RXFREQLK_CNT_EN	Bool	t/f	f	TODO
RX_CDC_ALMOST_FULL_DATA	Ram	0-f	0	TODO
RX_L0S_COUNT_IDL_DATA	Ram	00-ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM_		000-3ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM		000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_MAX		000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_MIN	<b>IRA</b> TTA	000-3ff	0	TODO
SINGLE_RX_DETECT_DATA	Ram	0-f	0	TODO
SKP_INSERTION_CONTROL	Bool	t/f	f	TODO
SKP_OS_SCHEDULE_COUNT_DA	T <b>R</b> am	000-7ff	0	TODO
SLOTCLK_CFG	Mux		dynamic_slotclke	gTODO
		•		
		dynamic_sl	otclkcfg	
		•		
		static_slotcl	kcfgoff	
		•		
		static_slotcl	kcfgon	
OLOW DEGIGEES EN	D 1	. 16	C	TODO
SLOT_REGISTER_EN	Bool	t/f	f	TODO
TESTMODE_CONTROL	Bool	t/f	f	TODO
TX_CDC_ALMOST_FULL_DATA	Ram	0-f	0	TODO
TX_L0S_ADJUST	Bool	t/f 00-ff	f	TODO
TX_SWING_DATA	Ram		0	TODO
USER_ID_DATA	Ram	0000-ffff	0	TODO
USE_CRC_FORWARDING	Bool	t/f	f	TODO
VC0_CLK_ENABLE	Bool	t/f	f	TODO
VC0_RX_BUFFER_MEMORY_SET		0000-ffff	0	TODO
VC0_RX_FLOW_CTRL_COMPL_I		000-fff	0	TODO
VC0_RX_FLOW_CTRL_COMPL_F	IDMUEK_DAIA	00-ff	0	TODO

Table 11 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
	CTRL_NONPOST		00-ff	0	TODO
		BRANDER DA		0	TODO
	CTRL_POSTED_I		000-fff	0	TODO
	CTRL_POSTED_I		00-ff	-	TODO
			t/f	0	
VC1_CLK_ENAB	LE	Bool		f	TODO
VC_ENABLE		Bool	t/f	f	TODO
VSEC_CAP_DATA	A	Ram	0-f	0	TODO
VSEC_ID_DATA	TOTAL Y	Ram	0000-ffff	0	TODO
ASPM_OPTIONA		Bool	t/f	f	TODO
BAR0_64BIT_ME		Bool	t/f	f	TODO
BAR0_IO_SPACE		Bool	t/f	f	TODO
BARO_PREFETCH		Bool	t/f	f	TODO
BAR0_SIZE_MAS	_	Ram	28 bits	0	TODO
BAR1_64BIT_ME	EMI- <u>7</u> SPACE	Mux	<ul><li>disabled</li><li>enabled</li><li>all_one</li></ul>	disabled	TODO
BAR1_IO_SPACE	0-7	Bool	t/f	f	TODO
BAR1 PREFETCH		Bool	t/f	f	TODO
BAR1_SIZE_MAS		Ram	28 bits	0	TODO
BAR2 64BIT ME	_	Bool	t/f	f	TODO
BAR2_IO_SPACE		Bool	t/f	f	TODO
BAR2 PREFETCH		Bool	t/f	f	TODO
BAR2_SIZE_MAS		Ram	28 bits	0	TODO
BAR3_64BIT_ME		Mux	<ul><li>disabled</li><li>enabled</li><li>all_one</li></ul>	disabled	TODO
BAR3_IO_SPACE	0-7	Bool	t/f	f	TODO
BAR3 PREFETCH		Bool	t/f	f	TODO
BAR3_SIZE_MAS		Ram	28 bits	0	TODO
BAR4_64BIT_ME	_	Bool	t/f	f	TODO
BAR4_IO_SPACE		Bool	t/f	f	TODO
BAR4_PREFETCH		Bool	t/f	f	TODO
BAR4_SIZE_MAS		Ram	28 bits	0	TODO
BAR5_64BIT_ME		Mux	<ul><li>disabled</li><li>enabled</li><li>all_one</li></ul>	disabled	TODO
BAR5_IO_SPACE	0-7	Bool	t/f	f	TODO
BAR5 PREFETCH		Bool	t/f	f	TODO
BAR5_SIZE_MAS		Ram	28 bits	0	TODO
BRIDGE_PORT_S		Bool	t/f	f	TODO
BRIDGE_PORT_V		Bool	t/f	f	TODO
CLASS_CODE_D	_	Ram	24 bits	0	TODO
CLI 100_CODL_D	1 W1 # 1	1101111	21010		os on novt pago

Table 11 – continued from previous page

Nama		ole 11 – continued	· · · · · · · · · · · · · · · · · · ·	•	Decumentation
Name	Instance	Туре	Values	Default	Documentation
COMPLETION_	FIMEOUT	Mux	• cmpl_a • cmpl_ab	cmpl_a	TODO
			• cmpl_abc		
			cmpl_abcd		
			• cmpl_b		
			• cmpl_bc		
			<ul><li>cmpl_bcd</li></ul>		
			<ul> <li>disabled</li> </ul>		
D0_PME	0-7	Bool	t/f	f	TODO
D1_PME	0-7	Bool	t/f	f	TODO
D1_SUPPORT	0-7	Bool	t/f	f	TODO
D2_PME	0-7	Bool	t/f	f	TODO
D2_SUPPORT	0-7	Bool	t/f	f	TODO
D3_COLD_PME		Bool	t/f	f	TODO
D3_HOT_PME	0-7	Bool	t/f	f	TODO
DEEMPHASIS_E		Bool	t/f	f	TODO
DEVICE_ID_DA		Ram	0000-ffff	0	TODO
DEVICE_SPECII		Bool	t/f	f	TODO
	TOS-7COUNT_DATA		00-ff	0	TODO
DISABLE_SNOC		Bool	t/f	f	TODO
	E <b>PO</b> RT_SUPPORT		t/f	f	TODO
ECRC_CHECK_		Bool	t/f	f	TODO
ECRC_GEN_CA		Bool	t/f	f	TODO
	F70S7_COUNT_DAT		0-f	0	TODO
ELECTROMECH	_	Bool	t/f	f	TODO
	LE-TION_TIMEOU		t/f	f	TODO
	TION_MSIX_SUPI		t/f	f	TODO
ENABLE_LOS_A		Bool	t/f	f	TODO
ENABLE_L1_AS		Bool	t/f	f	TODO
	LATENCY_DATA	Ram	0-7	0	TODO
	LATENCY_DATA	Ram	0-7	0	TODO
	SOE TADDRESS_RI			0	TODO
EXTEND_TAG_I		Bool	t/f	f	TODO
FLR_CAPABILIT		Bool	t/f	f	TODO
	C0&7NFTS_COUN O0%_NFTS_COU		00-ff 00-ff	0	TODO TODO
HOT_PLUG_SUI		_	00-11 00-7f		TODO
INDICATOR_DA		Ram Ram	0-7	0	TODO
INTEL_ID_ACCI		Bool	t/f	f	TODO
INTERRUPT PIN		Mux	U I	disabled	TODO
INTERROTT_III	0-7	IVIUX	<ul> <li>disabled</li> </ul>	uisaoicu	TODO
			• inta		
			• intb		
			• intc		
			• intd		
	I.			·	loo on novt nogo

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documentation
IO_WINDOW_ADOR_WIDTH	Mux		disabled	TODO
		• disabled		
		•		
		window_16	b_b1t	
		window_32	) bit	
		window_32		
L0_EXIT_LATEN@Y7_DIFFCLOCK	_ <b>IRA</b> TTA	0-7	0	TODO
L0_EXIT_LATENOY7_SAMECLOC	l <del>-</del>	0-7	0	TODO
L1_EXIT_LATENOY7_DIFFCLOCK		0-7	0	TODO
L1_EXIT_LATENOY7_SAMECLOC	<u> </u>	0-7	0	TODO
L2_ASYNC_LOGIC-7	Bool	t/f	f	TODO
LOW_PRIORITY_0-C	Bool	t/f	f	TODO
MAXIMUM_CUR <b>RE</b> NT_DATA MAX_LINK_WID <b>10H</b>	Ram	0-7	0 disabled	TODO TODO
WIAA_LINK_WIDUH	Mux	disabled	uisabled	1000
		• x4		
		• x2		
		• x1		
		• x8		
MAX_PAYLOAD_ <b>6</b> HZE	Num		128	TODO
		• 128		
		• 256		
		• 512		
MSIX_PBA_BIR_IDATA	Ram	0-7	0	TODO
MSIX_PBA_OFFSET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_BIRO_DATA	Ram	0-7	0	TODO
MSIX_TABLE_OFFSET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_SIZE7_DATA	Ram	000-7ff	0	TODO
MSI_64BIT_ADDRESSING_CAPA		t/f	f	TODO
MSI_MASKING_COAPABLE	Bool	t/f	f	TODO
MSI_MULTI_MES®AGE_CAPABL	E Num		1	TODO
		• 1-2		
		• 4		
		• 8 • 16		
		• 16		
		- 52		
MSI_SUPPORT 0-7	Bool	t/f	f	TODO
NO_COMMAND_COMPLETED	Bool	t/f	f	TODO
NO_SOFT_RESET0-7	Bool	t/f	f	TODO
PCIE_SPEC_VERSION	Num		0	TODO
		• 0-2		

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
PORTTYPE_FUN	VO-7	Mux		ep_native	TODO
			<ul><li>ep_native</li></ul>	-	
			<ul> <li>ep_legacy</li> </ul>		
			• rp		
			• sw_up		
			• sw_dn		
			<ul> <li>bridge</li> </ul>		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
DDEEETCHARI	E_0M/EM_WINDOW	MADD WIDTH		0	TODO
PREFEICHABL	E_UNEM_WINDOW	/_XMUMDK_WIDIH	• 0	U	1000
			• 32		
			• 64		
			04		
REVISION_ID_I	)AOF/A	Ram	00-ff	0	TODO
ROLE_BASED_I	RRØR_REPORTIN	<b>M</b> Bool	t/f	f	TODO
RX_EI_L0S	0-7	Bool	t/f	f	TODO
	FT-3_COUNT_DA	ГÆRam	00-ff	0	TODO
SLOT_NUMBER		Ram	0000-1fff	0	TODO
SLOT_POWER_I	_	Ram	00-ff	0	TODO
SLOT_POWER_S		Ram	0-3	0	TODO
SSID_DATA	0-7	Ram	0000-ffff	0	TODO
SSVID_DATA	0-7	Ram	0000-ffff	0	TODO
	E <b>VHC</b> E_ID_DATA_		0000-ffff	0	TODO
	ENDOR_ID_DATA		0000-ffff	0	TODO
	VN)_ERROR_SUPP		t/f	f	TODO
USE_AER	0-7	Bool	t/f	f	TODO
VC_ARBITRATI		Bool	t/f	f	TODO
VENDOR_ID_DA		Ram	0000-ffff	0	TODO
	SE5ADDR_USER		000-3ff	0	TODO
CVP_MDIO_DIS		Bool	t/f	f	TODO
DFT_BROADCA		Bool	t/f	f	TODO
	DISS-5CSR_CTRL_1	Bool	t/f	f	TODO
POWER_ISOLA	TIONS_EN_1_DATA	Bool	t/f	f	TODO

### 2.3.14 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT		• 3	3	TODO
		• 12		
		• 12		
		• 40		
		• 48		
		• 72		
		• 80		
		• 96		
ALOAD_INVERT_E	NBool	t/f	f	TODO
ARMSTRONG_EN	Bool	t/f	f	TODO
DELAY_CHAIN_GL	ITBOHICTRL_EN	t/f	f	TODO
DELAY_CONTROL	Mux	• bit7	static	TODO
		• static		
		static		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux	• VSS	VSS	TODO
		• sd_pll0		
		• sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
		_1		
DLL_RD_PD	Ram	0-7	0	TODO
JITTER_COUNTER_		t/f	t	TODO
JITTER_REDUCE_E		t/f	t	TODO
RB_CO	Ram	0-3	3	TODO
STATIC_DLL_SETT		00-7f	0	TODO
UPDNEN_EN	Bool	t/f	t	TODO
UPNDNIN	Mux	• bit4	core	TODO
		• core		
UPNDNIN_EN	Bool	t/f	t	TODO
UPNDNIN_INVERT		t/f	t	TODO
UPNDNIN_INV_EN	Bool	t/f	t	TODO
UPWNDCORE	Mux	• upndn	upndn	TODO
		• updnen		
		• updnen		
		• refclk		
		TOTOIR		
USE_ALOAD	Bool	t/f	t	TODO

Port Name	Instance	Port bits	Route node type	Documentation
ASYNC_LOAD			GOUT	TODO
CTRL_OUT		0-6	GIN	TODO
LOCKED			GIN	TODO
UPNDN_IN			GOUT	TODO
UPNDN_IN_CLK_ENA			GOUT	TODO
UPNDN_OUT			GIN	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKIN			<	FPLL:CLKDOUT	TODO

#### 2.3.15 **SERPAR**

Unclear yet.

TODO: everything

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	<ul><li>disabled</li><li>block_0</li><li>block_1</li><li>block_2</li><li>block_3</li></ul>	disabled	TODO

## 2.3.16 LVL

The Leveling Delay Chain does something linked to the DQS16.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELAY	Y	Ram	0-3	0	TODO
FBOUT0_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY	Y	Ram	0-3	0	TODO
FBOUT1_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
PHYCLK_GATIN	IG_DIS	Bool	t/f	f	TODO
PHYCLK_SEL		Ram	0-3	0	TODO
PHYCLK_SEL_I	NV_EN	Bool	t/f	f	TODO
CLK_DELAY	0-3	Ram	0-3	0	TODO
CLK_DELAY_PV	WR- <u>3</u> SVG_EN	Bool	t/f	f	TODO
CLK_GATING_D	<b>10-</b> 3	Bool	t/f	f	TODO
CORE_INV_EN	0-3	Bool	t/f	f	TODO
DELAY_CLK_SE	EIO-3	Mux	• core • pll	core	TODO
PLL_SEL	0-3	Num	• 1-3	1	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
			<	HMC	TODO

# 2.3.17 TERM

The TERM blocks control the On-Chip Termination circuitry

TODO: everything

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux		disabled	TODO
_		• disabled		
		• rs_12_15v		
		• rs_18_30v		
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	t	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux		disabled	TODO
RonDyco1_vnL	IVIUA	<ul> <li>disabled</li> </ul>	distroica	1000
		• rsadjust_10		
		• rsadjust_6p5		
		• rsadjust_3		
		• rsadjust_m3		
		• rsadjust_m6		
		• rsadjust_m9		
		• rsadjust_m12		
DCHIET DDOWN I	T.000 1		C	TODO
RSHIFT_RDOWN_I		t/f	f f	TODO
RSHIFT_RUP_DIS	Bool	t/f		TODO
RSMULT_VAL	Mux	<ul> <li>disabled</li> </ul>	rsmult_1	TODO
		• rsmult_1		
		• rsmult_2		
		• rsmult_3		
		• rsmult_4		
		• rsmult_5		
		• rsmult_6		
		• rsmult_7		
		• rsmult_10		
RTADJUST_VAL	Mux	disabled	disabled	TODO
		• rtadjust_2p5v		
		• rtaujust_2p3 v		
		rtadjust_1p5_1	m8v	
		raagast_rpe_r		
RTMULT_VAL	Mux	1, 11 ,	rtmult_1	TODO
		• disabled		
		• rtmult_1		
		• rtmult_2		
		• rtmult_3		
		• rtmult_4		
		• rtmult_5		
		• rtmult_6		
SCANEN_INV	Bool	t/f	f	TODO
TEST_0_EN	Bool	t/f	f	TODO
TEST_1_EN	Bool	t/f	f	TODO
TEST_4_EN	Bool	t/f	f	TODO
TEST_5_EN	Bool	t/f	f	TODO
USER_OCT_INV	Bool	t/f	f	TODO
70 VREFH_LEVEL	Mux	• vref_m	apter 2. CycloneV i	nternals description
		• vrei_m • vref_l		
		• vref_h		
		- v1C1_11		

#### 2.3.18 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
FPLL_DRV_EN		Bool	t/f	t	TODO
FPLL_REFCLK_	SEL_IQ_TX_RX_	CIMKux		pd	TODO
		Change	iq_tx_rx_cl iq_tx_rx_cl iq_tx_rx_cl iq_tx_rx_cl iq_tx_rx_cl iq_tx_rx_cl iq_tx_rx_cl	k0 k1 k2 k3 k4	
FPLL_SEL_IQ_7	TX_RX_CLK	Mux	• pd  • iq_tx_rx_cl • iq_tx_rx_cl	pd k0	TODO
FPLL_SEL_REF	IOCLK	Mux	iq_tx_rx_cl • pd	k2 pd	TODO
T DD_SUD_KUI			<ul> <li>ffpll_top</li> <li>ref_iqclk0</li> <li>ref_iqclk1</li> <li>ref_iqclk2</li> <li>ref_iqclk3</li> <li>ffpll_bot</li> <li>pd</li> </ul>		
FPLL_SEL_RX_	IQCLK	Mux	<ul><li>rx_iqclk0</li><li>rx_iqclk1</li><li>rx_iqclk2</li><li>rx_iqclk3</li><li>pd</li></ul>	pd	TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
HCLK_TOP_OUT_		Mux	values	down_en	TODO
	_2711 / 221	111011	• tristate	Gown_en	1020
			• up_en		
			• down_en		
SEGMENTED_0_U	UP_MUX_SEL	Mux		ch0_txpll	TODO
			other_segm	ented	
			• pd_1	circa	
			• ch0_txpll		
			-		
X6_DRIVER_EN		Bool	t/f	f	TODO
AUTO_NEGOTIAT		Bool	t/f	f	TODO
	0-2	Ram	0-f	0	TODO
CDR_PLL_BBPD_	@£K0_OFFSET	Mux	- d-16- O	delta_0	TODO
			• delta_0		
			delta_1_left		
			•		
			delta_2_left		
			•		
			delta_3_left		
			• delta_4_left		
			•		
			delta_5_left		
			•		
			delta_6_left		
			1.1. 7.1.6		
			delta_7_left		
			delta_1_rigl	nt	
			•		
			delta_2_rigl	nt	
			•		
			delta_3_rigl	nt	
			• delta 4 miel	nt.	
			delta_4_rigl	ıı	
			delta_5_rigl	nt	
			•		
			delta_6_rigl	nt	
			•		
			delta_7_rigl	nt	

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBP	D_@LK180_OFFSE	ГМих		delta_0	TODO
			• delta_0		
			• delta_1_left	•	
			•		
			delta_2_left		
			•		
			delta_3_left		
			delta_4_left		
			•		
			delta_5_left		
			• delta_6_left		
			•		
			delta_7_left		
			delta_1_rigl	ht	
			• delta_2_rigl	ht	
			•	_	
			delta_3_rigl	nt 	
			delta_4_rigl	ht	
			delta_5_rigl	ht	
			• delta_6_rigl	ht	
			•		
			delta_7_rigl	ht 	
					į l

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBPI	<b>_©£</b> K270_OFFSE	ТМих		delta_0	TODO
			• delta_0		
			delta_1_left		
			•		
			delta_2_left		
			delta_3_left		
			delta_4_left		
			delta_5_left		
			delta_6_left		
			delta_7_left		
			delta_1_rigl	nt	
			delta_2_rigl	nt	
			delta_3_rigl	nt	
			delta_4_rigl	nt	
			delta_5_rigl	nt	
			delta_6_rigl	nt	
			delta_7_rigl	nt	

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
	)_@LK90_OFFSET		Values	delta_0	TODO
CDK_I LL_DDI I	J_@ER/O_OITSEI	WIUX	• delta_0	delta_0	1000
			delta_1_left		
			• delta_2_left		
			• delta_3_left		
			• delta_4_left		
			•		
			delta_5_left •		
			delta_6_left •		
			delta_7_left •		
			delta_1_rigl	ht	
			delta_2_rigl	ht	
			delta_3_rigl	ht	
			delta_4_rigl	ht	
			• delta_5_rigl	ht	
			• delta_6_rigl	ht	
			• delta_7_rig	ht	
CDR_PLL_BBPI	)_ <b>(\$\frac{1}{2}</b> L	Mux		normal	TODO
			<ul><li>normal</li><li>testmux</li></ul>		
CDR_PLL_CGB	CONTR EN	Bool	t/f	f	TODO
CDR_PLL_CGB_		Bool	t/f	f	TODO
	NTOER_PD_CLK_D		t/f	f	TODO
	MD_CURRENT_TE		ų i	normal	TODO
	a Oliveria II	SHIM	<ul><li>normal</li><li>disable</li></ul>	TOTHINI	1000
			test_down test_up		
CDR PII CP P	GO-2A_BYPASS_EN	I Rool	t/f	f	TODO
	_REV_LOOPBAC		t/f	f	TODO
	_DOCK_MODE_E		t/f	t	TODO
	LEGECIS_IVIODE_E	12001	W.I.	<u> </u>	1000

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
CDR_PLL_FB_SI		Туре	values		TODO
CDK_PLL_FD_SI	C <b>U-</b> 2	Mux	11.	vco_clk	1000
			• vco_clk		
			avrtamed all	-	
			external_clk	•	
CDR_PLL_FREF	DDM DIV2 EN	Bool	t/f	f	TODO
	_BF2VI_DTV2_EN V_(D2ETECTION_E)		t/f	f	TODO
	RE2PHASELOCK		t/f	f	TODO
	HIET_POWER_TA		0-3	1	TODO
			0-3		TODO
CDR_PLL_L_CO	WN2 EK	Num	1.0	1	1000
			• 1-2		
			• 4		
			• 8		
CDD DII I C	WATER	- N.Y.		20	TODO
CDR_PLL_M_C	JUINTER	Num		20	TODO
			• 0		
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
CDR_PLL_ON	0-2	Bool	t/f	f	TODO
CDR_PLL_PCIE	HREQ_MHZ	Num		100	TODO
			• 100		
			• 125		
CDR_PLL_PD_C	POPMP_CURRENT	_ <b>N</b> Am		5	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
CDR_PLL_PD_L	<b>Q</b> QUNTER	Num		1	TODO
			• 1-2	- -	
			• 4		
			• 8		

Table 12 – continued from previous page

Name Instance Type	Values	Default	Documentation
CDR_PLL_PFD_CP42MP_CURRENTNUA	10.000	20	TODO
	• 5		
	• 10		
	• 20		
	• 30		
	• 40		
	• 50		
	• 60		
	• 80		
	• 100		
	• 120		
CDR_PLL_REF_C0-12_DIV Num		1	TODO
	• 1-2		
	• 4		
	• 8		
CDR_PLL_REGUIQATOR_INC_PCT Mux		p5	TODO
	• p0		
	• p5		
	• p10		
	• p15		
	• p20		
	• p25		
	• disabled		
CDR_PLL_REPLIOA_BIAS_DIS Bool	t/f	f	TODO
CDR_PLL_RESERVE_LOOPBACK_ENol	t/f	f	TODO
CDR_PLL_RIPPL_CAP_CTRL_EN Bool	t/f	f	TODO
CDR_PLL_RXPLIO_PD_BW_CTRL Num	U1	300	TODO
CDK_I EL_KAI ELI_LD_DW_CTKL_T\u00e4min	• 170	300	1000
	• 240		
	• 300		
	• 600		
CDR_PLL_RXPLL0_2FD_BW_CTRL Num		3200	TODO
	• 1600		
	• 3200		
	• 4800		
	• 6400		
CDR_PLL_TXPLL0_H3CLK_DRIVER_H63%1	t/f	f	TODO
CDR_PLL_VCO_AJ_ZTO_RESET_ENBool	t/f	t	TODO
CDR_PLL_VCO_ <b>@WE</b> RANGE_REF Ram	0-3	2	TODO
CDR_PLL_VLOCIO_2MONITOR Mux		mon_clk	TODO
	• mon_clk		
	• mon_data		
CVD EN	. 10	<u> </u>	TODO
CVP_EN 0-2 Bool	t/f	f	TODO
DPRIO_REG_PLDOPMA_IF_BADDRRam	000-7ff		TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
FORCE_MDIO_I	DIGS-2CSR_END	Bool	t/f	f	TODO
HCLK_PCS_DRI	VOER_EN	Bool	t/f	f	TODO
INT_EARLY_EIG	DS)_SEL	Mux	• pcs • core	pcs	TODO
INT_FFCLK_EN	0-2	Bool	t/f	f	TODO
INT_LTR_SEL	0-2	Mux	• pcs • core	pcs	TODO
INT_PCIE_SWIT	COH <u>2</u> SEL	Mux	• pcs • core	pcs	TODO
INT_TXDERECT	RX2SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_	DI-E_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH	2 <u>0</u> SÆL	Mux	<ul> <li>ffpll_top</li> <li>ffpll_bot</li> <li>ref_clk0</li> <li>ref_clk1</li> <li>ref_clk2</li> <li>ref_clk3</li> <li>rx_clk0</li> <li>rx_clk1</li> <li>rx_clk1</li> <li>rx_clk2</li> <li>rx_clk3</li> <li>pd_pma</li> </ul>	pd_pma	TODO

Table 12 – continued from previous page

Name	Instance	ole 12 – continue	Values	Default	Documentation
			Valado		
IQ_TX_RX_CLK	_AB_SEL	Mux	a_pma_rx_ a_pcs_rx_b a_pma_tx_b a_pcs_tx_b a_tri_b_pcs a_tri_b_pcs a_tri_b_pcs	_pcs_rx p_pma_rx _pcs_tx _rx _tx	TODO
IQ_TX_RX_TO_	С <b>В-2</b> FВ	Mux	• clk0 • clk1 • clk2 • pd	pd	TODO
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2		0-7	0	
PCLK1_SEL PCLK_SEL	0-2	Ram Mux	0-7	tristate	TODO TODO
			a_pma_rx_  a_pcs_rx_b  a_pma_tx_b  a_pcs_tx_b  a_tri_b_pcs  a_tri_b_pcs  a_pcs_tx_b  tristate	pcs_rx pcs_rx pcs_tx pcs_tx rx tx	
RX_BIT_SLIP_B		Bool	t/f	t	TODO
RX_BUF_RX_A		Ram	0-f	0	TODO
RX_BUF_SD_3D		Bool	t/f	f	TODO
			, ic	f	TODO
	RCLK_TO_CGB_	E <b>B</b> lool	t/f		
RX_BUF_SD_DI	A <b>G</b> - <u>2</u> LOOPBACK	E <b>N</b> ool Bool	t/f	f	TODO
	A <b>G</b> - <u>2</u> LOOPBACK 0-2				

Table 12 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RX_BUF_SD_OFF0-2	Mux		divrx_2	TODO
		• divrx_1		
		• divrx_2		
		• divrx_3		
		• divrx_4		
		• divrx_5		
		• divrx_6		
		• divrx_7		
		• divrx_8		
		• divrx_9		
		• divrx_10		
		<ul><li>divrx_11</li><li>divrx_12</li></ul>		
		• divrx_13		
		• divrx_14		
		• 01717_14		
		reserved_of	f 1	
		•		
		reserved_of	f_2	
		•		
		off_on_tx_c	livrx_1	
		•		
		off_on_tx_c	livrx_2	
		•		
		off_on_tx_c	livrx_3	
		•		
		off_on_tx_c	livrx_4	
		•		
		off_on_tx_c	livrx_5	
		• off on two	livar 6	
		off_on_tx_c	IIVIX_0	
		off_on_tx_c	livry 7	
		•	JIVIA_/	
		off_on_tx_c	livrx 8	
		•		
		off_on_tx_c	livrx 9	
		•	_	
		off_on_tx_c	livrx_10	
		•		
		off_on_tx_c	livrx_11	
		•		
		off_on_tx_c	livrx_12	
		•		
		off_on_tx_c	livrx_13	
		•		
		off_on_tx_c	11vrx_14	

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
Name  RX_BUF_SD_ON		Type Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_22 • pulse_24 • pulse_26 • pulse_28 • pulse_30 • reserved_or • force_on	pulse_6	TODO
RX_BUF_SD_RX	_OACGAIN_A	Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX	_OACGAIN_V	Mux	• v0 • v0p5 • v0p75 • v1	v1	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_TE	RM2_SEL	Mux	<ul> <li>external</li> <li>r150ohm</li> <li>r120ohm</li> <li>r100ohm</li> <li>r85ohm</li> </ul>	r100ohm	TODO

Table 12 – continued from previous page

		ole 12 – continue			:
Name	Instance	Туре	Values	Default	Documentation
RX_BUF_SD_TI	IRE3HOLD_MV	Num	4.5	30	TODO
			• 15		
			• 20		
			• 25		
			• 30		
			• 35		
			• 40		
			• 45		
			• 50		
RX_BUF_SD_V	CM-2SEL	Mux		v0p80	TODO
			• tristated1		
			• tristated2		
			• tristated3		
			• tristated4		
			• v0p35		
			• v0p50		
			• v0p55		
			• v0p60		
			• v0p65		
			• v0p70		
			• v0p75		
			• v0p80		
			• ***		
			pull_down_	strong	
			pun_uown_	Strong	
			pull_down_	weak	
			pun_uown_	Weak	
			pull_up_str	ong	
			pun_up_su	ong	
			null un uvo	015	
			pull_up_we	ak	
RX_BUF_SX_PI	)B)-EN	Bool	t/f	f	TODO
	CORRENT_ADD	Ram	0-3	1	TODO
RX_DESER_CL		Mux	-	or_cal	TODO
			• or_cal		
			• lc		
			• pld		
			1		
RX DESER RE	VE)R2SE_LOOPBAC	KMux		rx	TODO
		-	• rx		
			• cdr		
RX_EN	0-2	Bool	t/f	f	TODO
RX_MODE_BIT		Num		8	TODO
_ = ===================================			• 8		
			• 10		
			• 16		
			• 20		
RX_SDCLK_EN	0-2	Bool	t/f	f	TODO
Tar_SD CDIN_DIN	" -	2001	" ·		los on poyt page

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RX_VCO_BYPA		Mux		normal	TODO
			<ul><li>clklow</li><li>fref</li><li>normal</li><li>normal_dor</li></ul>		
TX_BUF_CML_1		Bool	t/f	f	TODO
	MODE_DRIV		• grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80		TODO
TX_BUF_DFT_S		Mux	vod_en_lsb vod_en_msi pol_en disabled pre_en_po2	_en	TODO
	RO-RESOLUTION_		combination disabled offset_main offset_po1		TODO
TX_BUF_EN	0-2	Bool	t/f	f	TODO

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
TX_BUF_FIR_C		Mux	14.60	ram	TODO
			• ram		
			dynamic		
TX_BUF_LOCAL	L_OHB_CTL	Mux		r29ohm	TODO
			• r49ohm		
			• r29ohm		
			• r42ohm		
			• r22ohm		
TX_BUF_LST_A		Ram	0-f	0	TODO
TX_BUF_RX_DE		Ram	0-f	0	TODO
TX_BUF_RX_DI		Bool	t/f	f	TODO
TX_BUF_SLEW_	KANE_CTRL	Num	1.5	30	TODO
			• 15		
			• 30		
			• 50 • 90		
			• 160		
			100		
TX_BUF_SWING	G (BØOST DIS	Bool	t/f	f	TODO
TX_BUF_TERM		Mux	W1	r100ohm	TODO
III_DOI_IDIUI		1.10/1	• r150ohm	1100011111	
			• r120ohm		
			• r100ohm		
			• r85ohm		
			external		
TX_BUF_VCM_0		Ram	0-3	1	TODO
TX_BUF_VOD_F	_	Bool	t/f	f	TODO
	W-21ST_POST_TA	PRam	00-1f	0	TODO
TX_BUF_VOD_S		Ram	00-3f	0	TODO
TX_CGB_CLK_N	M0-12E	Mux		disable	TODO
			• disable		
			•		
			enable_mut	e	
			•		
			enable_mut	e_master_channel	
TY CCR COUN	TEAR_RESET_EN	Bool	t/f	f	TODO
TX_CGB_COUN		Bool	t/f	f	TODO
TX CGB FREF		Bool	t/f	f	TODO
TX_CGB_MUX_	T —	Bool	t/f	f	TODO
TX_CGB_PCIE_	_	Mux		normal	TODO
	1	1.10/1	normal	1101111111	
			• pcie		
			F 222		
			L	I.	

Table 12 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
TX_CGB_RX_IQ		Mux		tristate	TODO
	_		cgb_x1_m_ rx_output tristate		
TX_CGB_SYNC	0-2	Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	EMux	up_segmen down_segn ffpll ch1_txpll_t ch2_txpll_l same_ch_tx hfclk_xn_u hfclk_cn1_ hfclk_xn_d hfclk_ch1_	nented  spll  p  x6_dn  n	TODO
TX_CGB_X1_DI		Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L <b>OC</b> K_SOURCE_S	EMux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_		TODO

Table 12 – continued from previous page

Name	Instance	Туре	d from previous pa	Default	Documentation
TX_MODE_BITS		Num		8	TODO
"			• 8		
			• 10		
			• 16		
			• 20		
			• 80		
TX_SER_CLK_D	IV-ZX_DESKEW	Ram	0-f	0	TODO
TX_SER_DUTY	COYICLE_TIME	Ram	0-7	3	TODO
	D)_DATA_MODE_		t/f	f	TODO
TX_SER_POST_		Bool	t/f	f	TODO
TX_VREF_ES_T	A <b>B</b> -2	Mux		vref_12r_ov_20r	TODO
			•		
			vref_10r_ov	_18r	
			•	10	
			vref_11r_ov	_19r	
			vref_12r_ov	7 20r	
			•	_201	
			vref_13r_ov	21r	
			•		
			vref_14r_ov	22r	
				<del>-</del>	
REF_IQCLK_BU	F <u>O</u> EN	Bool	t/f	f	TODO
RX_IQCLK_BUF	_ <b>(E-13</b> )	Bool	t/f	f	TODO
FFPLL_IQTXRX	COLS_DIRECTION	Mux		tristate	TODO
			• tristate		
			• up		
			• down		
FFPLL_IQCLK_I	DIRECTION	Mux			TODO
			• tristate		
			• up		
			• down		
CLKBUF_DIV2_	EN	Bool	t/f	f	TODO
CLKBUF_DIV2_		Bool	t/f	t	TODO
CLKBUF_TERM		Bool	t/f	t	TODO
CLKBUF_VCM_		Mux	U I	tristate	TODO
CLIEBOI_VCIVI_	. 01	1,10/	• tristate		1000
			• vcc		
SEGMENTED 0	DOWN_MUX_SE	LMux		pd_1	TODO
			• ch2_txpll	· -	-
			•		
			other_segm	ented	
			• pd_1		
	1	1		continu	les on next nage

Table 12 – continued from previous page

Name Instance	ole 12 – continued Type	Values	Default	Documentation
SEGMENTED_1_DOWN_MUX_SE		Valado	pd_2	TODO
526.7.2.7.252_1_56 #17_572		• fpllin • mux1 • ch0_txpll • pd_2	Fu_2	1020
SEGMENTED_1_UP_MUX_SEL	Mux	• fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_b • ch1_txpll_t		TODO
XN_DN_SEL	Mux	• xn_dn • x6_up • x6_dn • pd_xn_dn	pd_xn_dn	TODO
XN_UP_SEL	Mux	• xn_up • x6_up • x6_dn • pd_xn_up	pd_xn_up	TODO
CLKBUF_DIV2_EN	Bool	t/f	f	TODO
CLKBUF_LVPECL_DIS	Bool	t/f	t	TODO
CLKBUF_TERM_DIS	Bool	t/f	t	TODO
CLKBUF_VCM_PUP	Mux	• tristate • vcc	tristate	TODO
SEGMENTED_0_DOWN_MUX_SE	LMux	• ch2_txpll • other_segm • pd_1	pd_1 ented	TODO
SEGMENTED_1_DOWN_MUX_SE	LMux	ch1_txpll_t ch1_txpll_t fpllin mux2 ch0_txpll pd_2		TODO
<u>'</u>	•	•		les on next nage

Table 12 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
SEGMENTED_1	UP_MUX_SEL	Mux		ch2_txpll	TODO
			<ul> <li>fpllin</li> </ul>		
			• mux2		
			• pd_2		
			• ch2_txpll		
			_		

#### 2.3.19 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

TODO: everything, and in particular the hmc-input -> GPIO input mapping when bypassed.

Name	Instance	Туре	Values	Default	Documentation
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux	chip_row_b chip_bank_ row_chip_b	row_col	οΠΌDO
				ank_coi	
ATTR_COUNTE		Ram	64 bits	0	TODO
ATTR_COUNTE		Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_RESET	Ram	0-1	0	TODO
ATTR_COUNTE	R_ZERO_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_RESET	Ram	0-1	0	TODO
ATTR_DEBUG_\$	SELECT_BYTE	Ram	32 bits	0	TODO
ATTR_STATIC_C	ONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E		Bool	t/f	f	TODO
A_CSR_LPDDR_		Bool	t/f	f	TODO
A_CSR_PIPELIN	EGLOBALENABL	Bool	t/f	f	TODO
A_CSR_RESET_		Bool	t/f	f	TODO
A_CSR_WRAP_E	BC_EN	Bool	t/f	f	TODO
CAL_REQ		Bool	t/f	f	TODO
CFG_BURST_LE	NGTH	Num	• 0 • 2 • 4 • 8 • 16	0	TODO

Table 13 – continued from previous page

Name Instance	Туре	d from previous pa	Default	Documentation
CFG_INTERFACE_WIDTH	Num		0	TODO
		• 0		
		• 8		
		• 16		
		• 24		
		• 32		
		• 40		
CFG_SELF_RFSH_EXIT_CYCLES	Num		0	TODO
		• 0		
		• 37		
		• 44		
		• 52		
		• 59		
		• 74		
		• 88		
		• 200 • 512		
		• 312		
CFG_STARVE_LIMIT	Ram	00-3f	0	TODO
CFG_TYPE	Mux		ddr	TODO
_		• ddr		
		• ddr2		
		• ddr3		
		• lpddr		
		• lpddr2		
CLR_INTR	Bool	t/f	f	TODO
CTL_ECC_ENABLED	Bool	t/f	f	TODO
CTL_ECC_RMW_ENABLED	Bool	t/f	f	TODO
CTL_REGDIMM_ENABLED	Bool	t/f	f	TODO
CTL_USR_REFRESH	Bool	t/f	f	TODO
DATA_WIDTH	Num	u i	16	TODO
	1 (dill	• 16		1020
		• 32		
		• 64		
DBE_INTR	Bool	t/f	f	TODO
DDIO_ADDR_EN	Ram	0000-ffff	0	TODO
DDIO_BA_EN	Ram	0-7	0	TODO
DDIO_CAS_N_EN	Bool	t/f	f	TODO
DDIO_CKE_EN	Ram	0-3	0	TODO
DDIO_CS0_N_EN	Ram	0-3	0	TODO
DDIO_DM_EN	Ram	00-1f	0	TODO
DDIO_DQSB_EN	Ram	00-1f	0	TODO
DDIO_DQSLOGIC_EN	Ram	00-1f	0	TODO
DDIO_DQS_EN	Ram	00-1f	0	TODO
DDIO_DQ_EN	Ram	45 bits	0	TODO
DDIO_MEM_CLK_EN	Bool	t/f	f	TODO
DDIO_MEM_CLK_N_EN	Bool	t/f	f	TODO

Table 13 – continued from previous page

Name	Instance	Type	d from previous p Values	Default	Documentation
DDIO_ODT_EN	motarioo	Ram	0-3	0	TODO
DDIO_GDT_ERV	N	Bool	t/f	f	TODO
DDIO_RESET_N		Bool	t/f	f	TODO
DDIO_WE_N_E		Bool	t/f	f	TODO
DELAY_BONDII		Ram	0-3	0	TODO
DFX_BYPASS_E		Bool	t/f	f	TODO
DISABLE_MERO		Bool	t/f	f	TODO
DQA_DELAY_E		Ram	0-3	0	TODO
DQSLOGIC_DEI		Ram	0-3	0	TODO
DQ DELAY EN	_	Ram	0-3	0	TODO
ENABLE_ATPG		Bool	t/f	f	TODO
	ING_WRAPBACK		t/f	f	TODO
ENABLE_BURS		Bool	t/f	f	TODO
ENABLE_BURS		Bool	t/f	f	TODO
ENABLE_DQS_		Bool	t/f	f	TODO
	ODE_OVERWRIT		t/f	f	TODO
ENABLE INTR	CDL_OVERWRIT	Bool	t/f	f	TODO
ENABLE_NO_D	M	Bool	t/f	f	TODO
ENABLE PIPEL		Bool	t/f	f	TODO
_	K_ACT_TO_ACT		0-f	0	TODO
	K_ACT_TO_ACT		0-1 0-f	0	TODO
	K_ACT_TO_ACT		0-1 0-f	0	TODO
	K_ACT_TO_FCH K_ACT_TO_RDW		0-1 0-f	0	TODO
	K_ARF_PERIOD		0-1 0-f	0	TODO
	K_ARF_PERIOD K_ARF_TO_VAL		0-1 0-f	0	TODO
			0-1 0-f		TODO
	K_FOUR_ACT_T			0	
	K_PCH_ALL_TO		0-f	0	TODO
	K_PCH_TO_VAL		0-f		TODO
	K_PDN_PERIOD		0-f	0	TODO
	K_PDN_TO_VAL		0-f	0	TODO
	K_RD_AP_TO_V		0-f	0	TODO
	K_RD_TO_PCH	Ram	0-f	0	TODO
EXTRA_CTL_CI		Ram	0-f	0	TODO
	K_RD_TO_RD_D	_	0-f	0	TODO
		Ram	0-f	0	TODO
	K_RD_TO_WR_B		0-f	0	TODO
	K_RD_TO_WR_D		0-f	0	TODO
	K_SRF_TO_VALI		0-f	0	TODO
	K_SRF_TO_ZQ_C		0-f	0	TODO
	K_WR_AP_TO_V		0-f	0	TODO
	K_WR_TO_PCH		0-f	0	TODO
EXTRA_CTL_CI		Ram	0-f	0	TODO
	K_WR_TO_RD_B		0-f	0	TODO
	K_WR_TO_RD_D		0-f	0	TODO
	_K_WR_TO_WR	Ram	0-f	0	TODO
	_K_WR_TO_WR_I		0-f	0	TODO
GANGED_ARF		Bool	t/f	f	TODO
GEN_DBE		Ram	0-1	0	TODO
GEN_SBE		Ram	0-1	0	TODO

Table 13 – continued from previous page

Name Instance	Type	Values	Default	Documentation
IF_DQS_WIDTH	Num	Valado	0	TODO
11_505_1115111	1 Valii	• 0-5	Ů	TODO
INC_SYNC	Num	• 2-3	2	TODO
LOCAL_IF_CS_WIDTH	Num	• 0-4	0	TODO
MASK_CORR_DROPPED_INTR	Bool	t/f	f	TODO
MEM AUTO PD CYCLES	Ram	0000-ffff	0	TODO
MEM_CLK_ENTRY_CYCLES	Ram	0-f	0	TODO
MEM_IF_AL	Num		0	TODO
WEW_H_WE	1 (dill	• 0-10	V	1000
MEM_IF_BANKADDR_WIDTH	Num	• 0 • 2-3	0	TODO
MEM_IF_COLADDR_WIDTH	Num	• 0 • 8-12	0	TODO
MEM_IF_ROWADDR_WIDTH	Num	• 0 • 12-16	0	TODO
MEM_IF_TCCD	Num	• 0-4	0	TODO
MEM_IF_TCL	Num	• 0 • 3-11	0	TODO
MEM_IF_TCWL	Num	• 0-8	0	TODO
MEM_IF_TFAW	Num	• 0-32	0	TODO
MEM_IF_TMRD	Num	• 0 • 2 • 4	0	TODO
MEM_IF_TRAS	Num	• 0-29	0	TODO

Table 13 – continued from previous page

Name Instance	Type	d from previous pa	Default	Documentation
MEM_IF_TRC	Num		0	TODO
		• 0-40		
MEM_IF_TRCD	Num	0.11	0	TODO
		• 0-11		
MEM_IF_TREFI	Ram	0000-1fff	0	TODO
MEM_IF_TRFC	Ram	00-ff	0	TODO
MEM_IF_TRP	Num		0	TODO
		• 0		
		• 2-10		
MEM_IF_TRRD	Num		0	TODO
WEW_H _TRRE	1 (dili	• 0-6		1000
MEM_IF_TRTP	Num		0	TODO
		• 0-8		
MEM_IF_TWR	Num		0	TODO
WILM_II _I WK	14diii	• 0-12		1000
MEM_IF_TWTR	Num		0	TODO
		• 0-6		
MMR_CFG_MEM_BL	Num		2	TODO
MINIK_CFG_MEM_BL	Nulli	• 2	2	1000
		• 4		
		• 8		
		• 16		
OUTPUT_REGD	Bool	t/f	f	TODO
PDN_EXIT_CYCLES	Mux	V1	disabled	TODO
	111671	disabled	disablea	1020
		• fast		
		• slow		
DOWED CAVING EVIT CVCLES	Dam	0-f		TODO
POWER_SAVING_EXIT_CYCLES PRIORITY_REMAP	Ram Mux	U-1	0 disabled	TODO TODO
I MOMI I _MMAI	IVIUA	disabled	disabled	1000
		• priority_0		
		• priority_1		
		• priority_2		
		• priority_3		
		<ul><li>priority_4</li><li>priority_5</li></ul>		
		• priority_6		
		• priority_7		

Table 13 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
READ_ODT_CH	IP	Mux		disabled	TODO
			<ul> <li>disabled</li> </ul>		
			•		
			read_chip0_	odt0_chip1	
			• road ahin0	odt1_chip1	
			•	_odt1_cmp1	
			read_chip0	odt01_chip1	
			• read_chip0	_chip1_odt0	
			•		
			read_chip0_	odt0_chip1_odt0	
			read_chip0_	odt1_chip1_odt0	
			read_chip0_	odt01_chip1_odt0	
			• read_chip0_	_chip1_odt1	
			• read_chip0	odt0_chip1_odt1	
			•	_	
			read_chip0_	odt1_chip1_odt1	
			read_chip0_	odt01_chip1_odt1	
			read_chip0_	chip1_odt01	
			• read_chip0_	odt0_chip1_odt01	
			• read_chip0_	odt1_chip1_odt01	
			• read_chip0	odt01_chip1_odt01	
DECORDED 5:			. 10		mor o
REORDER_DATA	A	Bool	t/f	f	TODO
SBE_INTR TEST_MODE		Bool Bool	t/f t/f	f	TODO TODO
USER_ECC_EN		Bool	t/f	f	TODO
COLK_ECC_EN		D001	U I	1	1000

Table 13 – continued from previous page

Name	Instance	ole 13 – continued Type	Values	Default	Documentation
WRITE_ODT_CI		Mux	Values	TODO	
WRITE_ODT_CI		With	• disabled	disabled	1000
			write_chip0	_odt0_chip1	
			write_chip0	_odt1_chip1	
			write_chip0	_odt01_chip1	
			write_chip0	_chip1_odt0	
			write_chip0	_odt0_chip1_odt0	
			•	_odt1_chip1_odt0	
			•	_odt01_chip1_odt0	
			•	_chip1_odt1	
			•	_odt0_chip1_odt1	
			•	_odt1_chip1_odt1	
			•	_odt01_chip1_odt1 _chip1_odt01	
			•	_cmp1_odt01 _odt0_chip1_odt01	
			•	_odt0_emp1_odt01 _odt1_chip1_odt01	
			•	_odt01_chip1_odt0	1
				_	
INST_ROM_DAT		Ram	20 bits	0	TODO
AC_ROM_DATA		Ram	30 bits	0	TODO
AUTO_PCH_EN.		Bool	t/f	f	TODO
CLOCK_OFF	0-5	Bool	t/f	f	TODO
CPORT_RDY_A		Bool	t/f	f	TODO
CPORT_RFIFO_		Ram	0-3	0	TODO
CPORT_TYPE	0-5	Mux	<ul><li>disabled</li><li>write</li><li>read</li><li>bi_direction</li></ul>	disabled	TODO
CPORT_WFIFO_	M0A\$P	Ram	0-3	0	TODO
CYC_TO_RLD_J		Ram	00-ff	0	TODO
ENABLE_BOND		Bool	t/f	f	TODO
	ĺ	l .	l .		ios on novt nago

Table 13 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_V	W <b>ELI</b> GHT	Ram	00-1f	0	TODO
RCFG_USER_PR	I <b>O</b> BITY	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_I	MOAB	Num	• 0-5	0	TODO
SINGLE_READY	0-3	Mux	• concatenate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	asynchrono synchronou		TODO
USE_ALMOST_I	EMABTY	Bool	t/f	f	TODO
WFIFO_CPORT_		Num	• 0-5	0	TODO
WFIFO_RDY_AI		Bool	t/f	f	TODO
RCFG_SUM_WT	PRIORITY	Ram	00-ff	0	TODO

Port Name	Instance	Port bits	Route node type	Documentation
AFICTLLONGIDLE		0-1	GIN	TODO
AFICTLREFRESHDONE		0-1	GIN	TODO
AFISEQBUSY		0-1	GOUT	TODO
AVLADDRESS		0-15	GOUT	TODO
AVLREAD			GOUT	TODO
AVLREADDATA		0-31	GIN	TODO
AVLRESETN			GOUT	TODO
AVLWAITREQUEST			GIN	TODO
AVLWRITE			GOUT	TODO
AVLWRITEDATA		0-31	GOUT	TODO
BONDINGIN	0-2	0-5	GOUT	TODO
BONDINGOUT	0-2	0-5	GIN	TODO
CTLCALREQ			GIN	TODO
GLOBALRESETN			GOUT	TODO
IAVSTCMDDATA	0-5	0-41	GOUT	TODO
IAVSTCMDRESETN	0-5		GOUT	TODO
IAVSTRDCLK	0-3		DCMUX	TODO

Table 14 – continued from previous page

Port Name	<ul><li>continued</li><li>Instance</li></ul>	Port bits	Route node type	Documentation
IAVSTRDREADY	0-3	1 OIT DIES	GOUT	TODO
IAVSTRDRESETN	0-3		GOUT	TODO
IAVSTWRACKREADY	0-5		GOUT	TODO
IAVSTWRCLK	0-3	0-3	DCMUX	TODO
IAVSTWRDATA	0-3	0-3	GOUT	TODO
IAVSTWRESETN	0-3	0-89	GOUT	TODO
IOINTADDRACLR	0-3	0-15	GOUT	TODO
IOINTADDRACER		0-13	GOUT	TODO
IOINTAFICALFAIL		0-03	GIN	TODO
IOINTAFICALSUCCESS			GIN	TODO
IOINTAFIRLAT		0-4	GIN	TODO
IOINTAFIWLAT		0-4	GIN	TODO
IOINTBAACLR		0-3	GOUT	TODO
IOINTBAACER		0-2	GOUT	TODO
IOINTEADOUT		0-11	GOUT	TODO
IOINTCASNACLK IOINTCASNDOUT		0-3	GOUT	TODO
IOINTCASINDOUT	1	0-3	GOUT	TODO
IOINTCKEACLR		0-3	GOUT	TODO
IOINTCKEACLK		0-1	GOUT	TODO
IOINTCKEDOUT		0-7	GOUT	TODO
IOINTCSNACLR		0-3	GOUT	TODO
IOINTCSNACER		0-1	GOUT	TODO
IOINTDMDOUT		0-7	GOUT	TODO
IOINTDQDIN		144-175	GIN	TODO
IOINTDQDUT		144-175	GOUT	TODO
IOINTDQOE		72-87	GOUT	TODO
IOINTDQSBDOUT		0-19	GOUT	TODO
IOINTDQSBOE		0-9	GOUT	TODO
IOINTDQSDOUT		0-19	GOUT	TODO
IOINTDQSLOGICACLRFIFOCTRL		0-4	GOUT	TODO
IOINTDQSLOGICACLRPSTAMBLE		0-4	GOUT	TODO
IOINTDQSLOGICDQSENA		0-9	GOUT	TODO
IOINTDQSLOGICFIFORESET		0-4	GOUT	TODO
IOINTDQSLOGICINCRDATAEN		0-9	GOUT	TODO
IOINTDQSLOGICINCWRPTR		0-9	GOUT	TODO
IOINTDQSLOGICOCT		0-9	GOUT	TODO
IOINTDQSLOGICRDATAVALID		0-4	GIN	TODO
IOINTDQSLOGICREADLATENCY		0-24	GOUT	TODO
IOINTDQSOE		0-9	GOUT	TODO
IOINTODTACLR		0-1	GOUT	TODO
IOINTODTDOUT		0-7	GOUT	TODO
IOINTRASNACLR			GOUT	TODO
IOINTRASNDOUT		0-3	GOUT	TODO
IOINTRESETNACLR			GOUT	TODO
IOINTRESETNDOUT		0-3	GOUT	TODO
IOINTWENACLR			GOUT	TODO
IOINTWENDOUT		0-3	GOUT	TODO
LOCALDEEPPOWERDNACK			GIN	TODO
LOCALDEEPPOWERDNCHIP		0-1	GOUT	TODO
				ies on nevt nage

Table 14 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
LOCALDEEPPOWERDNREQ			GOUT	TODO
LOCALINITDONE			GIN	TODO
LOCALPOWERDOWNACK			GIN	TODO
LOCALREFRESHACK			GIN	TODO
LOCALREFRESHCHIP		0-1	GOUT	TODO
LOCALREFRESHREQ			GOUT	TODO
LOCALSELFRFSHACK			GIN	TODO
LOCALSELFRFSHCHIP		0-1	GOUT	TODO
LOCALSELFRFSHREQ			GOUT	TODO
MMRADDR		0-9	GOUT	TODO
MMRBE			GOUT	TODO
MMRBURSTBEGIN			GOUT	TODO
MMRBURSTCOUNT		0-1	GOUT	TODO
MMRCLK			DCMUX	TODO
MMRRDATA		0-7	GIN	TODO
MMRRDATAVALID			GIN	TODO
MMRREADREQ			GOUT	TODO
MMRRESETN			GOUT	TODO
MMRWAITREQUEST			GIN	TODO
MMRWDATA		0-7	GOUT	TODO
MMRWRITEREQ			GOUT	TODO
OAMMREADY		0-5	GIN	TODO
ORDAVSTDATA	0-3	0-79	GIN	TODO
ORDAVSTVALID	0-3		GIN	TODO
OWRACKAVSTDATA	0-5		GIN	TODO
OWRACKAVSTVALID	0-5		GIN	TODO
PHYRESETN			GIN	TODO
PLLLOCKED			GOUT	TODO
PORTCLK	0-5		DCMUX	TODO
SCADDR		0-9	GOUT	TODO
SCANEN			GOUT	TODO
SCBE			GOUT	TODO
SCBURSTBEGIN			GOUT	TODO
SCBURSTCOUNT		0-1	GOUT	TODO
SCCLK			DCMUX	TODO
SCRDATA		0-7	GIN	TODO
SCRDATAVALID			GIN	TODO
SCREADREQ			GOUT	TODO
SCRESETN			GOUT	TODO
SCWAITREQUEST			GIN	TODO
SCWDATA		0-7	GOUT	TODO
SCWRITEREQ			GOUT	TODO
SOFTRESETN			GOUT	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
	0-4		>	DQS16	TODO
			>	LVL	TODO
DDIOPHYDQDIN		144-175	<	GPIO:DATAOUT	TODO

Table 15 – continued from previous page

Port Name	Instance	Port bits	Dir	Remote port	Documentation
PHYDDIOADDRACLR		0-15	>	GPIO:ACLR	TODO
PHYDDIOADDRDOUT		0-63	>	GPIO:DATAIN	TODO
PHYDDIOBAACLR			>	GPIO:ACLR	TODO
PHYDDIOBADOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCASNACLR			>	GPIO:ACLR	TODO
PHYDDIOCASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCKEACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCKEDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIOCKNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOCSNACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOCSNDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIODMDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQDOUT		144-175	>	GPIO:DATAIN	TODO
PHYDDIODQOE		72-87	>	GPIO:OEIN	TODO
PHYDDIODQSBDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSBOE		0-9	>	GPIO:OEIN	TODO
PHYDDIODQSDOUT		0-19	>	GPIO:DATAIN	TODO
PHYDDIODQSOE		0-9	>	GPIO:OEIN	TODO
PHYDDIOODTACLR		0-1	>	GPIO:ACLR	TODO
PHYDDIOODTDOUT		0-7	>	GPIO:DATAIN	TODO
PHYDDIORASNACLR			>	GPIO:ACLR	TODO
PHYDDIORASNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIORESETNACLR			>	GPIO:ACLR	TODO
PHYDDIORESETNDOUT		0-3	>	GPIO:DATAIN	TODO
PHYDDIOWENACLR			>	GPIO:ACLR	TODO
PHYDDIOWENDOUT		0-3	>	GPIO:DATAIN	TODO

#### 2.3.20 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks of 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS\_CLOCKS.

#### HPS\_BOOT

Port Name	Instance	Port bits	Route node type	Documentation
BOOT_FROM_FPGA_ON_FAILURE			GOUT	TODO
BOOT_FROM_FPGA_READY			GOUT	TODO
BSEL		0-2	GOUT	TODO
BSEL_EN			GOUT	TODO
CSEL		0-1	GOUT	TODO
CSEL_EN			GOUT	TODO

# HPS\_CLOCKS

Name	Instance	Type	Values	Default	Documentation
RIGHT_CLOCK_SEL	0-8	Ram	0-3	3	TODO
TOP_CLOCK_SEL	0-8	Ram	0-3	3	TODO

Port Name	Instance	Port bits	Dir	Remote port	Documentation
CLKOUT	0	0-3	>	CMUXHG:PLLIN	TODO
CLKOUT	0	0-8	>	CMUXHR:PLLIN	TODO
CLKOUT	1	5-8	>	CMUXVG:PLLIN	TODO
CLKOUT	1	0-8	>	CMUXVR:PLLIN	TODO

#### HPS\_CLOCKS\_RESETS

Port Name	Instance	Port bits	Route node type	Documentation
F2H_COLD_RST_REQ_N			GOUT	TODO
F2H_DBG_RST_REQ_N			GOUT	TODO
F2H_PENDING_RST_ACK			GOUT	TODO
F2H_PERIPH_REF_CLK			DCMUX	TODO
F2H_SDRAM_REF_CLK			DCMUX	TODO
F2H_WARM_RST_REQ_N			GOUT	TODO
H2F_PENDING_RST_REQ_N			GIN	TODO
PTP_REF_CLK			DCMUX	TODO

# HPS\_CROSS\_TRIGGER

Port Name	Instance	Port bits	Route node type	Documentation
ASICCTL		0-7	GIN	TODO
CLK			DCMUX	TODO
CLK_EN			GOUT	TODO
TRIG_IN		0-7	GOUT	TODO
TRIG_INACK		0-7	GIN	TODO
TRIG_OUT		0-7	GIN	TODO
TRIG_OUTACK		0-7	GOUT	TODO

# HPS\_DBG\_APB

Port Name	Instance	Port bits	Route node type	Documentation
DBG_APB_DISABLE			GOUT	TODO
P_ADDR		0-17	GIN	TODO
P_ADDR_31			GIN	TODO
P_CLK			DCMUX	TODO
P_CLK_EN			GOUT	TODO
P_ENABLE			GIN	TODO
P_RDATA		0-31	GOUT	TODO
P_READY			GOUT	TODO
P_RESET_N			GIN	TODO
P_SEL			GIN	TODO
P_SLV_ERR			GOUT	TODO
P_WDATA		0-31	GIN	TODO
P_WRITE			GIN	TODO

#### HPS\_DMA

Port Name	Instance	Port bits	Route node type	Documentation
ACK	0-7		GIN	TODO
REQ	0-7		GOUT	TODO
SINGLE	0-7		GOUT	TODO

#### HPS\_FPGA2HPS

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-31	GOUT	TODO
ARBURST		0-1	GOUT	TODO
ARCACHE		0-3	GOUT	TODO
ARID		0-7	GOUT	TODO
ARLEN		0-3	GOUT	TODO
ARLOCK		0-1	GOUT	TODO
ARPROT		0-2	GOUT	TODO
ARREADY			GIN	TODO
ARSIZE		0-2	GOUT	TODO
ARUSER		0-4	GOUT	TODO
ARVALID			GOUT	TODO
AWADDR		0-31	GOUT	TODO
AWBURST		0-1	GOUT	TODO
AWCACHE		0-3	GOUT	TODO
AWID		0-7	GOUT	TODO
AWLEN		0-3	GOUT	TODO
AWLOCK		0-1	GOUT	TODO
AWPROT		0-2	GOUT	TODO
AWREADY			GIN	TODO
AWSIZE		0-2	GOUT	TODO

Table 16 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
AWUSER		0-4	GOUT	TODO
AWVALID			GOUT	TODO
BID		0-7	GIN	TODO
BREADY			GOUT	TODO
BRESP		0-1	GIN	TODO
BVALID			GIN	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GIN	TODO
RID		0-7	GIN	TODO
RLAST			GIN	TODO
RREADY			GOUT	TODO
RRESP		0-1	GIN	TODO
RVALID			GIN	TODO
WDATA		0-127	GOUT	TODO
WID		0-7	GOUT	TODO
WLAST			GOUT	TODO
WREADY			GIN	TODO
WSTRB		0-15	GOUT	TODO
WVALID			GOUT	TODO

# HPS\_FPGA2SDRAM

Port Name	Instance	Port bits	Route node type	Documentation
BONDING_OUT	0-1	0-3	GIN	TODO
CFG_AXI_MM_SELECT		0-5	GOUT	TODO
CFG_CPORT_RFIFO_MAP		0-17	GOUT	TODO
CFG_CPORT_TYPE		0-11	GOUT	TODO
CFG_CPORT_WFIFO_MAP		0-17	GOUT	TODO
CFG_PORT_WIDTH		0-11	GOUT	TODO
CFG_RFIFO_CPORT_MAP		0-15	GOUT	TODO
CFG_WFIFO_CPORT_MAP		0-15	GOUT	TODO
CMD_DATA	0-5	0-59	GOUT	TODO
CMD_PORT_CLK	0-5		DCMUX	TODO
CMD_READY	0-5		GIN	TODO
CMD_VALID	0-5		GOUT	TODO
RD_CLK	0-3		DCMUX	TODO
RD_DATA	0-3	0-79	GIN	TODO
RD_READY	0-3		GOUT	TODO
RD_VALID	0-3		GIN	TODO
WRACK_DATA	0-5	0-9	GIN	TODO
WRACK_READY	0-5		GOUT	TODO
WRACK_VALID	0-5		GIN	TODO
WR_CLK	0-3		DCMUX	TODO
WR_DATA	0-3	0-89	GOUT	TODO
WR_READY	0-3		GIN	TODO
WR_VALID	0-3		GOUT	TODO

# HPS\_HPS2FPGA

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-29	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-29	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
PORT_SIZE_CONFIG		0-1	GOUT	TODO
RDATA		0-127	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-127	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-15	GIN	TODO
WVALID			GIN	TODO

# HPS\_HPS2FPGA\_LIGHT\_WEIGHT

Port Name	Instance	Port bits	Route node type	Documentation
ARADDR		0-20	GIN	TODO
ARBURST		0-1	GIN	TODO
ARCACHE		0-3	GIN	TODO
ARID		0-11	GIN	TODO
ARLEN		0-3	GIN	TODO
ARLOCK		0-1	GIN	TODO
ARPROT		0-2	GIN	TODO
ARREADY			GOUT	TODO
ARSIZE		0-2	GIN	TODO
ARVALID			GIN	TODO
AWADDR		0-20	GIN	TODO
AWBURST		0-1	GIN	TODO
AWCACHE		0-3	GIN	TODO
AWID		0-11	GIN	TODO
AWLEN		0-3	GIN	TODO
AWLOCK		0-1	GIN	TODO
AWPROT		0-2	GIN	TODO
AWREADY			GOUT	TODO
AWSIZE		0-2	GIN	TODO
AWVALID			GIN	TODO
BID		0-11	GOUT	TODO
BREADY			GIN	TODO
BRESP		0-1	GOUT	TODO
BVALID			GOUT	TODO
CLK			DCMUX	TODO
RDATA		0-31	GOUT	TODO
RID		0-11	GOUT	TODO
RLAST			GOUT	TODO
RREADY			GIN	TODO
RRESP		0-1	GOUT	TODO
RVALID			GOUT	TODO
WDATA		0-31	GIN	TODO
WID		0-11	GIN	TODO
WLAST			GIN	TODO
WREADY			GOUT	TODO
WSTRB		0-3	GIN	TODO
WVALID			GIN	TODO

# HPS\_INTERRUPTS

Port Name	Instance	Port bits	Route node type	Documentation
H2F_CAN_IRQ	0-1		GIN	TODO
H2F_CLKMGR_IRQ			GIN	TODO
H2F_CTI_IRQ_N	0-1		GIN	TODO
H2F_DMA_ABORT_IRQ			GIN	TODO
H2F_DMA_IRQ	0-7		GIN	TODO
H2F_EMAC_IRQ	0-1		GIN	TODO
H2F_FPGA_MAN_IRQ			GIN	TODO
H2F_GPIO_IRQ	0-2		GIN	TODO
H2F_I2C_EMAC_IRQ	0-1		GIN	TODO
H2F_I2C_IRQ	0-1		GIN	TODO
H2F_L4SP_IRQ	0-1		GIN	TODO
H2F_MPUWAKEUP_IRQ			GIN	TODO
H2F_NAND_IRQ			GIN	TODO
H2F_OSC_IRQ	0-1		GIN	TODO
H2F_QSPI_IRQ			GIN	TODO
H2F_SDMMC_IRQ			GIN	TODO
H2F_SPI_IRQ	0-3		GIN	TODO
H2F_UART_IRQ	0-1		GIN	TODO
H2F_USB_IRQ	0-1		GIN	TODO
H2F_WDOG_IRQ	0-1		GIN	TODO
IRQ		0-63	GOUT	TODO

# HPS\_JTAG

Port Name	Instance	Port bits	Route node type	Documentation
NENAB_JTAG			GIN	TODO
NTRST			GIN	TODO
TCK			GIN	TODO
TDI			GIN	TODO
TMS			GIN	TODO

### HPS\_LOAN\_IO

Port Name	Instance	Port bits	Route node type	Documentation
INPUT_ONLY		0-13	GIN	TODO
LOANIO_IN		0-70	GIN	TODO
LOANIO_OE		0-70	GOUT	TODO
LOANIO_OUT		0-70	GOUT	TODO

#### HPS\_MPU\_EVENT\_STANDBY

Port Name	Instance	Port bits	Route node type	Documentation
EVENTI			GOUT	TODO
EVENTO			GIN	TODO
STANDBYWFE		0-1	GIN	TODO
STANDBYWFI		0-1	GIN	TODO

### HPS\_MPU\_GENERAL\_PURPOSE

Port Name	Instance	Port bits	Route node type	Documentation
GP_IN		0-31	GOUT	TODO
GP_OUT		0-31	GIN	TODO

#### HPS\_PERIPHERAL\_CAN

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
TXD			GIN	TODO

#### HPS\_PERIPHERAL\_EMAC

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK_RX_I			DCMUX	TODO
CLK_TX_I			DCMUX	TODO
GMII_MDC_O			GIN	TODO
GMII_MDI_I			GOUT	TODO
GMII_MDO_O			GIN	TODO
GMII_MDO_O_E			GIN	TODO
PHY_COL_I			GOUT	TODO
PHY_CRS_I			GOUT	TODO
PHY_RXDV_I			GOUT	TODO
PHY_RXD_I		0-7	GOUT	TODO
PHY_RXER_I			GOUT	TODO
PHY_TXD_O		0-7	GIN	TODO
PHY_TXEN_O			GIN	TODO
PHY_TXER_O			GIN	TODO
PTP_AUX_TS_TRIG_I			GOUT	TODO
PTP_PPS_O			GIN	TODO
RST_CLK_RX_N_O			GIN	TODO
RST_CLK_TX_N_O			GIN	TODO

### HPS\_PERIPHERAL\_I2C

(4 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
OUT_CLK			GIN	TODO
OUT_DATA			GIN	TODO
SCL			DCMUX	TODO
SDA			GOUT	TODO

### HPS\_PERIPHERAL\_NAND

Port Name	Instance	Port bits	Route node type	Documentation
ADQ_IN		0-7	GOUT	TODO
ADQ_OE			GIN	TODO
ADQ_OUT		0-7	GIN	TODO
ALE			GIN	TODO
CEBAR		0-3	GIN	TODO
CLE			GIN	TODO
RDY_BUSY		0-3	GOUT	TODO
REBAR			GIN	TODO
WEBAR			GIN	TODO
WPBAR			GIN	TODO

### HPS\_PERIPHERAL\_QSPI

Port Name	Instance	Port bits	Route node type	Documentation
MI	0-3		GOUT	TODO
MO	0-3		GIN	TODO
N_MO_EN		0-3	GIN	TODO
N_SS_OUT		0-3	GIN	TODO

### HPS\_PERIPHERAL\_SDMMC

Port Name	Instance	Port bits	Route node type	Documentation
CARD_INTN_I			GOUT	TODO
CCLK_OUT			GIN	TODO
CDN_I			GOUT	TODO
CLK_IN			GOUT	TODO
CMD_EN			GIN	TODO
CMD_I			GOUT	TODO
CMD_O			GIN	TODO
DATA_EN		0-7	GIN	TODO
DATA_I		0-7	GOUT	TODO
DATA_O		0-7	GIN	TODO
PWR_ENA_O			GIN	TODO
RSTN_O			GIN	TODO
VS_O			GIN	TODO
WP_I			GOUT	TODO

### HPS\_PERIPHERAL\_SPI\_MASTER

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
SS_N	0-3		GIN	TODO
TXD			GIN	TODO

### HPS\_PERIPHERAL\_SPI\_SLAVE

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
RXD			GOUT	TODO
SCLK_IN			DCMUX	TODO
SSI_OE_N			GIN	TODO
SS_IN_N			GOUT	TODO
TXD			GIN	TODO

### HPS\_PERIPHERAL\_UART

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CTS			GOUT	TODO
DCD			GOUT	TODO
DSR			GOUT	TODO
DTR			GIN	TODO
OUT_N	0-1		GIN	TODO
RI			GOUT	TODO
RTS			GIN	TODO
RXD			GOUT	TODO
TXD			GIN	TODO

### HPS\_PERIPHERAL\_USB

(2 blocks)

Port Name	Instance	Port bits	Route node type	Documentation
CLK			DCMUX	TODO
DATAIN		0-7	GOUT	TODO
DATAOUT		0-7	GIN	TODO
DATA_OUT_EN		0-7	GIN	TODO
DIR			GOUT	TODO
NXT			GOUT	TODO
STP			GIN	TODO

#### HPS\_STM\_EVENT

Port Name	Instance	Port bits	Route node type	Documentation
STM_EVENT		0-27	GOUT	TODO

### HPS\_TEST

Port Name	Instance	Port bits	Route node type	Documentation
CFG_DFX_BYPASS_ENABLE			GOUT	TODO
DFT_IN_FPGA_ATPG_EN			GOUT	TODO
DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN		0-5	GOUT	TODO
DFT_IN_FPGA_AVSTRDCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_AVSTWRCLK_TESTEN		0-3	GOUT	TODO
DFT_IN_FPGA_BISTEN			GOUT	TODO
DFT_IN_FPGA_BIST_CPU_SI			GOUT	TODO
DFT_IN_FPGA_BIST_L2_SI			GOUT	TODO
DFT_IN_FPGA_BIST_NRST			GOUT	TODO
DFT_IN_FPGA_BIST_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_BIST_SE			GOUT	TODO

Table 19 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_CANTESTEN	0-1		GOUT	TODO
DFT IN FPGA CFGTESTEN	0.1		GOUT	TODO
DFT_IN_FPGA_CTICLK_TESTEN			GOUT	TODO
DFT IN FPGA DBGATTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTESTEN			GOUT	TODO
DFT IN FPGA DBGTMTESTEN			GOUT	TODO
DFT_IN_FPGA_DBGTRTESTEN			GOUT	TODO
DFT IN FPGA DDR2XDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQSTESTEN			GOUT	TODO
DFT_IN_FPGA_DDRDQTESTEN			GOUT	TODO
DFT_IN_FPGA_DLLNRST			GOUT	TODO
DFT_IN_FPGA_DLLUPDWNEN			GOUT	TODO
DFT_IN_FPGA_DLLUPNDN			GOUT	TODO
DFT_IN_FPGA_DQSUPDTEN		0-4	GOUT	TODO
DFT_IN_FPGA_ECCBYP			GOUT	TODO
DFT_IN_FPGA_EMACTESTEN	0-1		GOUT	TODO
DFT IN FPGA F2SAXICLK TESTEN			GOUT	TODO
DFT IN FPGA F2SPCLKDBG TESTEN			GOUT	TODO
DFT IN FPGA FMBHNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMCSREN			GOUT	TODO
DFT_IN_FPGA_FMNIOTRI			GOUT	TODO
DFT_IN_FPGA_FMPLNIOTRI			GOUT	TODO
DFT_IN_FPGA_GPIODBTESTEN			GOUT	TODO
DFT_IN_FPGA_HIOCLKIN0			GOUT	TODO
DFT_IN_FPGA_HIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANEN			GOUT	TODO
DFT_IN_FPGA_HIOSCANIN		0-1	GOUT	TODO
DFT_IN_FPGA_HIOSCLR			GOUT	TODO
DFT_IN_FPGA_IPSCCLK			GOUT	TODO
DFT_IN_FPGA_IPSCENABLE		0-11	GOUT	TODO
DFT_IN_FPGA_IPSCIN			GOUT	TODO
DFT_IN_FPGA_IPSCUPDATE			GOUT	TODO
DFT_IN_FPGA_L3MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L3MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L3SPTESTEN			GOUT	TODO
DFT IN FPGA L4MAINTESTEN			GOUT	TODO
DFT_IN_FPGA_L4MPTESTEN			GOUT	TODO
DFT_IN_FPGA_L4SPTESTEN			GOUT	TODO
DFT_IN_FPGA_LWH2FAXICLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_MEM_CPU_SI			GOUT	TODO
DFT_IN_FPGA_MEM_L2_SI			GOUT	TODO
DFT_IN_FPGA_MEM_PERI_SI	0-2		GOUT	TODO
DFT_IN_FPGA_MEM_SE			GOUT	TODO
DFT_IN_FPGA_MPUL2RAMTESTEN			GOUT	TODO
DFT_IN_FPGA_MPUPERITESTEN			GOUT	TODO
DFT_IN_FPGA_MPUTESTEN			GOUT	TODO
DFT_IN_FPGA_MPU_SCAN_MODE			GOUT	TODO
DFT_IN_FPGA_MTESTEN			GOUT	TODO
DFT_IN_FPGA_NANDTESTEN			GOUT	TODO
		1		ies on nevt nage

Table 19 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_NANDXTESTEN	motarioc	1 OIT DIES	GOUT	TODO
DFT IN FPGA OCTCLKENUSR			GOUT	TODO
DFT_IN_FPGA_OCTCLKUSR			GOUT	TODO
DFT_IN_FPGA_OCTENSERUSER			GOUT	TODO
DFT_IN_FPGA_OCTNCLRUSR			GOUT	TODO
DFT_IN_FPGA_OCTS2PLOAD			GOUT	TODO
DFT_IN_FPGA_OCTSCANCLK			GOUT	TODO
DFT_IN_FPGA_OCTSCANEN			GOUT	TODO
DFT_IN_FPGA_OCTSCANIN			GOUT	TODO
DFT_IN_FPGA_OCTSERDATA			GOUT	TODO
DFT_IN_FPGA_OSCITESTEN			GOUT	TODO
DFT_IN_FPGA_PIPELINE_SE_ENABLE			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS			GOUT	TODO
DFT_IN_FPGA_PLLBYPASS_SEL			GOUT	TODO
DFT_IN_FPGA_PLLTEST_INPUT_EN			GOUT	TODO
DFT_IN_FPGA_PLL_ADVANCE			GOUT	TODO
DFT_IN_FPGA_PLL_BG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BG_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_BWADJ		0-11	GOUT	TODO
DFT_IN_FPGA_PLL_CLKF		0-12	GOUT	TODO
DFT_IN_FPGA_PLL_CLKOD		0-8	GOUT	TODO
DFT_IN_FPGA_PLL_CLKR		0-5	GOUT	TODO
DFT_IN_FPGA_PLL_CLK_SELECT	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_ENSAT			GOUT	TODO
DFT_IN_FPGA_PLL_FASTEN			GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_OUTRESETALL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_EXT_SEL			GOUT	TODO
DFT_IN_FPGA_PLL_REG_PWRDN	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_DRV			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_OUT			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_REP			GOUT	TODO
DFT_IN_FPGA_PLL_REG_TEST_SEL	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_RESET	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_STEP			GOUT	TODO
DFT_IN_FPGA_PLL_TEST	0-2		GOUT	TODO
DFT_IN_FPGA_PLL_TESTBUS_SEL		0-4	GOUT	TODO
DFT_IN_FPGA_PSTDQSENA			GOUT	TODO
DFT_IN_FPGA_QSPITESTEN			GOUT	TODO
DFT IN FPGA S2FAXICLK TESTEN			GOUT	TODO
DFT_IN_FPGA_SCANIN		0-389	GOUT	TODO
DFT_IN_FPGA_SCAN_EN			GOUT	TODO
DFT_IN_FPGA_SDMMCTESTEN			GOUT	TODO
DFT_IN_FPGA_SPIMTESTEN			GOUT	TODO
DFT_IN_FPGA_TEST_CKEN			GOUT	TODO
DFT_IN_FPGA_TEST_CLK			DCMUX	TODO
DFT_IN_FFGA_TEST_CLK  DFT IN FPGA TEST CLKOFF			GOUT	TODO
DI I_HI_II OU_IEDI_CEROII			1001	1000

Table 19 – continued from previous page

Table 19 – co				
Port Name	Instance	Port bits	Route node type	Documentation
DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN			GOUT	TODO
DFT_IN_FPGA_USBMPTESTEN			GOUT	TODO
DFT_IN_FPGA_USBULPICLK_TESTEN		0-1	GOUT	TODO
DFT_IN_FPGA_VIOSCANCLK_TESTEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANEN			GOUT	TODO
DFT_IN_FPGA_VIOSCANIN			GOUT	TODO
DFT_IN_HPS_TESTMODE_N			GOUT	TODO
DFT_OUT_FPGA_BIST_CPU_SO			GIN	TODO
DFT_OUT_FPGA_BIST_L2_SO			GIN	TODO
DFT_OUT_FPGA_BIST_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_DLLLOCKED			GIN	TODO
DFT_OUT_FPGA_DLLSETTING		0-6	GIN	TODO
DFT_OUT_FPGA_DLLUPDWNCORE			GIN	TODO
DFT_OUT_FPGA_HIOCDATA3IN		0-44	GIN	TODO
DFT_OUT_FPGA_HIODQSOUT		0-4	GIN	TODO
DFT_OUT_FPGA_HIODQSUNGATING		0-4	GIN	TODO
DFT_OUT_FPGA_HIOOCTRT		0-4	GIN	TODO
DFT_OUT_FPGA_HIOSCANOUT		0-1	GIN	TODO
DFT_OUT_FPGA_IPSCOUT		0-4	GIN	TODO
DFT_OUT_FPGA_MEM_CPU_SO			GIN	TODO
DFT_OUT_FPGA_MEM_L2_SO			GIN	TODO
DFT_OUT_FPGA_MEM_PERI_SO	0-2		GIN	TODO
DFT_OUT_FPGA_OCTCLKUSRDFT			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RDN			GIN	TODO
DFT_OUT_FPGA_OCTCOMPOUT_RUP			GIN	TODO
DFT_OUT_FPGA_OCTSCANOUT			GIN	TODO
DFT_OUT_FPGA_OCTSERDATA			GIN	TODO
DFT_OUT_FPGA_PLL_TESTBUS_OUT		0-2	GIN	TODO
DFT_OUT_FPGA_PSTTRACKSAMPLE		0-4	GIN	TODO
DFT_OUT_FPGA_PSTVFIFO		0-4	GIN	TODO
DFT_OUT_FPGA_SCANOUT_100_126		0-26	GIN	TODO
DFT_OUT_FPGA_SCANOUT_131_250		0-119	GIN	TODO
DFT_OUT_FPGA_SCANOUT_15_83		0-68	GIN	TODO
DFT_OUT_FPGA_SCANOUT_254_264		0-10	GIN	TODO
DFT_OUT_FPGA_SCANOUT_271_389		0-118	GIN	TODO
DFT_OUT_FPGA_SCANOUT_2_3		0-1	GIN	TODO
DFT_OUT_FPGA_VIOSCANOUT			GIN	TODO
DFX_IN_FPGA_T2_CLK			GOUT	TODO
DFX_IN_FPGA_T2_DATAIN			GOUT	TODO
DFX_IN_FPGA_T2_SCAN_EN_N			GOUT	TODO
DFX_OUT_FPGA_DATA		0-17	GIN	TODO
DFX_OUT_FPGA_DCLK			GIN	TODO
DFX_OUT_FPGA_OSC1_CLK			GIN	TODO
DFX_OUT_FPGA_PR_REQUEST			GIN	TODO
DFX_OUT_FPGA_S2F_DATA		0-31	GIN	TODO
DFX_OUT_FPGA_SDRAM_OBSERVE		0-4	GIN	TODO
DFX_OUT_FPGA_T2_DATAOUT			GIN	TODO
DFX_SCAN_CLK			GOUT	TODO
DFX_SCAN_DIN			GOUT	TODO
	1			loo on novt nogo

Table 19 – continued from previous page

Port Name	Instance	Port bits	Route node type	Documentation
DFX_SCAN_DOUT			GIN	TODO
DFX_SCAN_EN			GOUT	TODO
DFX_SCAN_LOAD			GOUT	TODO
F2S_CTRL			GOUT	TODO
F2S_JTAG_ENABLE_CORE			GOUT	TODO

### HPS\_TPIU\_TRACE

Port Name	Instance	Port bits	Route node type	Documentation
TRACECLKIN			DCMUX	TODO
TRACECLK_CTL			GOUT	TODO
TRACE_DATA		0-31	GIN	TODO

# 2.4 Options

Name	Туре	Values	Default	Documentation
ALLOW_DEVICE_V	VIBDEDIOUTPUT_ENAF	BILÆ_DIS	f	TODO
COMPRESSION_DIS	S Bool	t/f	f	TODO
CRC_DIVIDE_ORDI	ERNum	• 0-8	0	TODO
CRC_ERROR_DETE	CBTON_EN	t/f	f	TODO
CVPCIE_MODE	Ram	0-3	0	TODO
CVP_CONF_DONE_		t/f	f	TODO
DEVICE_WIDE_RES	SHBTO_CEN	t/f	f	TODO
DRIVE_STRENGTH	Ram	0-3	0	TODO
IDCODE	Ram	00-ff		TODO
IOCSR_READY_FRO	OMMo@ISR_DONE_EN	t/f	f	TODO
JTAG_ID	Ram	32 bits		TODO
NCEO_DIS	Bool	t/f	f	TODO
OCT_DONE_DIS	Bool	t/f	f	TODO
OPT_A	Ram	0000-ffff		TODO
OPT_B	Ram	64 bits		TODO
RELEASE_CLEARS	_BB65ORE_TRISTATE	S <u>t</u> ADIS	f	TODO
RETRY_CONFIG_O	N <u>B</u> IGRIROR_EN	t/f	f	TODO
START_UP_CLOCK	Ram	00-ff	40	TODO

**CHAPTER** 

**THREE** 

### **CYCLONEV LIBRARY USAGE**

### 3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

### 3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};

const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Enum	Type	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

#### 3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
  char pcie, gxb, hmc;
  uint16_t io, gpio;
struct variant_info {
 const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- variant its associated variant\_info
- · package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- gpio number of fpga-usable gpios

The Variant fields are:

- name name of the variant, for instance se120b
- die its associated die\_info

- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile\_sx, tile\_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model \*. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get\_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get\_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

### 3.4 pos, rnode and pnode

The type pos\_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
std::string rn2s(rnode_t rn);
```

A rnode\_t represents a note in the routing network. It is characterized by its type (rnode\_type\_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different

components. rnode\_types\_names gives the string representation for every rnode\_type\_t value, and rnode\_type\_lookup finds the rnode\_type\_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode\_type\_t value 0 is NONE, and a rnode\_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                                    // Port node id
enum block type t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex,_
→int16_t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_
→t bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt (pnode_t pn);
constexpr uint32_t
constexpr int8_t
constexpr int16_t
pn2x (pnode_t pn);
pn2y (pnode_t pn);
pn2bi (pnode_t pn);
pn2bi (pnode_t pn);
pn2pi (pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode\_t represents a port of a logical block. It is characterized by the block type (block\_type\_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port\_type\_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block\_type\_t value 0 is BNONE, the port\_type\_t value 0 is PNONE, and pnode\_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

### 3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode\_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode\_t to rnode\_t when needed. rnode\_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route\_all\_active\_links gives all current active connections. route\_frontier\_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

### 3.6 Logic block management

The numerous xxx\_get\_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, ml0k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps\_index\_t enum.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };
enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;
struct bmux_setting_t {
 block_type_t btype;
 pos_t pos;
 bmux_type_t mux;
 int midx;
 int type;
 bool def;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
 std::vector<uint8_t> r;
};
int bmux_type(block_type_t btype, pos_t pos, bmux_type_t mux, int midx) const;
bool bmux_get(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_setting_
→t &s) const;
bool bmux_set(const bmux_setting_t &s);
bool bmux_m_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_type_t_
bool bmux_n_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint32_t s);
bool bmux_b_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bool s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint64_t s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, const_
std::vector<bmux_setting_t> bmux_get() const;
```

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux\_type\_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT\_MUX), numeric (MT\_NUM), booolean (MT\_BOOL) and ram (MT\_RAM).

bmux\_type looks up a mux and returns its MT\_\* type, or -1 if it doesn't exist. bmux\_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux\_set sets a mux generically, and the bmux\_\*\_set sets it per-type.

The no-parameter bmux\_get version returns the state of all muxes of the FPGA.

### 3.7 Inverters management

```
struct inv_setting_t {
   rnode_t node;
   bool value;
   bool def;
};

std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv\_get() returns the state of the programmable inverters, and inv\_set sets the state of one. The field def is currently very incorrect.

### 3.8 Pin/package management

```
enum pin_flags_t : uint32_t {
  PIN_IO_MASK = 0x00000007,
 PIN_DPP = 0x00000001, // Dedicated Programming Pin
PIN_HSSI = 0x00000002, // High Speed Serial Interface input
PIN_JTAG = 0x00000003, // JTAG
PIN_GPIO = 0x00000004, // General-Purpose I/O
  PIN_HPS = 0x00000008, // Hardware Processor System
  PIN_DIFF_MASK = 0x00000070,
  PIN_DM = 0x00000010,
PIN_DQS = 0x00000020,
  PIN_DQS_DIS = 0x00000030,
  PIN_DQSB = 0x00000040,
  PIN\_DQSB\_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00,
  PIN\_DO\_NOT\_USE = 0x00000100,
  PIN\_GXP\_RREF = 0x00000200,
  PIN_NC = 0x00000300,

PIN_VCC = 0x00000400,
  PIN_VCCL_SENSE = 0x00000500,
  PIN_VCCN = 0x00000600,
  PIN_VCCPD = 0x0000700,
PIN_VREF = 0x00000800,
PIN_VSS = 0x0000900,
  PIN_VSS_SENSE = 0x00000a00,
};
struct pin_info_t {
  uint8_t x;
  uint8_t y;
  uint16_t pad;
  uint32_t flags;
  const char *name;
```

(continued from previous page)

```
const char *function;
const char *io_block;
double r, c, 1, length;
int delay_ps;
int index;
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
```

The pin\_info\_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile\_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io\_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire
- delay\_ps usual signal transmission delay is ps
- index pin sub-index for hssi\_input, hssi\_output, dedicated programming pins and jtag

The pin\_find\_pos method looks up a pin from a gpio tile/index combination.

### 3.9 Options

```
struct opt_setting_t {
   bmux_type_t mux;
   bool def;
   int type;
   uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
   std::vector<uint8_t> r;
};

int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.9. Options 119

# 3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf\_load parses a raw bitstream file from memory and loads the state from it. rbf\_save generats a rbf from the current state.

**CHAPTER** 

**FOUR** 

### THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

#### 4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

#### 4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

### 4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

## 4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

### 4.5 bels

```
mistral-cv bels <model>
```

Dumps a list of all the logic elements of a model (only depends on the die in practice).

# 4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

# 4.7 comp

```
mistral-cv comp <file.bt> <file.rbf>
```

Compiles a source into a bitstream. The source includes the model information.

#### 4.8 diff

```
mistral-cv diff <model> <file1.rbf> <file2.rbf>
```

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

**CHAPTER** 

**FIVE** 

#### MISTRAL CYCLONEV LIBRARY INTERNALS

#### 5.1 Structure

A large part of the library is generated code from information in the data directory. The exception is the routing data that is converter to compressed binary and put in the gdata directory. All the conversions are done with python programs and shell scripts in the tools directory.

### 5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001

→3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

The python script routes-to-bin.py loads this file and generated a compressed binary version in gdata which matches the rmux structure. The script mkroutes.sh generates it for all die types.

#### 5.3 Block muxes

The lists of block muxes and options muxes are independent of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and: indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by 'l', or they're set as one set per line start with an indented '\*'.

The lab, mlok, mlok, mlok, mlok and hps\_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux\_to\_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux\_to\_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

### 5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks\_to\_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

#### 5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv\_to\_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

#### 5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks\_to\_source.py takes care of it.

## 5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg\_to\_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

#### 5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models\_to\_source.py called by mkmodels.sh.

5.4. Logic blocks 125