# **Mistral documentation**

Release 1.0

# **CONTENTS**

1	The C	Cyclone V FPGA
	1.1	The FPGAs
	1.2	Bitstream stucture
	1.3	Logic blocks
	1.4	Routing network
	1.5	Programmable inverters
2	Cyclo	oneV internals description
	2.1	Routing network
	2.2	Inner logic blocks
	2.3	Peripheral logic blocks
	2.4	Options
3	Cyclo	oneV library usage
	3.1	Library structure
	3.2	Packages
	3.3	Model information
	3.4	pos, rnode and pnode
	3.5	Routing network management
	3.6	Logic block management
	3.7	Inverters management
	3.8	Pin/package management
	3.9	Options
	3.10	Bitstream management
4	The r	mistral-cv command-line program 101
	4.1	models
	4.2	routes
	4.3	routes2
	4.4	cycle
	4.5	bels
	4.6	decomp
	4.7	comp
	4.8	diff
5	Mist	ral CycloneV library internals 103
	5.1	Structure
	5.2	Routing data
	5.3	Block muxes
	5.4	Logic blocks

5.5	Inverters	105
5.6	Forced-1 bits	105
5.7	Packages	105
5.8	Models	105

## THE CYCLONE V FPGA

#### 1.1 The FPGAs

The Cyclone V is a series of FPGAs produced initially by Altera, now Intel. It is based on a series of seven dies with varying levels of capability, which is then derived into more than 400 SKUs with variations in speed, temperature range, and enabled internal hardware.

As pretty much every FPGA out there, the dies are organized in grids.




Fig. 1: Floor plan of the seven die types

The FPGA, structurally, is a set of logic blocks of different types communicating with each other either through direct links or through a large routing network that spans the whole grid.

Some of the logic blocks take visible floor space. Specifically, the notches on the left are the space taken by the high speed serial interfaces (hssi and pma3). Also, the top-right corner in the sx50f and sx120f variants is used to fit the hps, a dual-core arm.

#### 1.2 Bitstream stucture

The bitstream is built from three rams:

- Option ram
- · Peripheral ram
- · Configuration ram

The option ram is composed of 32 blocks of 40 bits, of which only 12 are actually used. It includes the global configurations for the chip, such as the jtag user id, the programming voltage, the internal oscillator configuration, etc.

The peripheral ram stores the configuration of all the blocks situated on the borders of the chip, e.g. everything outside of labs, mlabs, dsps and m10ks. It is built of 13 to 16 blocks of bits that are sent through shift registers to the tiles.

The configuration ram stores the configuration of the labs, mlabs, dsps and m10ks, plus all the routing configuration. It also includes the programmable inverters which allows inverting essentially all the inputs to the peripheral blocks. It is organised as a rectangle of bits.

Die	Tiles	Pram	Cram
e50f	55x46	51101	4958x3928
gx25f	49x40	54083	3856x3412
gt75f	69x62	90162	6006x5304
gt150f	90x82	113922	7605x7024
gt300f	122x116	130828	10038x9948
sx50f	69x62	80505	6006x5304
sx120f	90x82	99574	7605x7024

# 1.3 Logic blocks

The logic blocks are of two categories, the inner blocks and the peripheral blocks. To a first approximation all the inner blocks are configured through configuration ram, and the peripheral blocks through the peripheral ram. It only matters where it comes to partial reconfiguration, because only the configuration ram can be dynamically modified. We do not yet support it though.

The inner blocks are:

- lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.
- mlab: a lab that can be reconfigured as 64\*20 bits of ram
- dsp: a flexible multiply-add block
- m10k: a block of 10240 bits of dual-ported memory

The peripheral blocks are:

- gpio: general-purpose i/o, a block that controls up to 4 package pins
- dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins
- fpll: a fractional PLL
- cmux: the clock muxes that drive the clock part of the routing network
- ctrl: the control block with things like jtag
- hssi: the high speed serial interfaces

• hip: the pcie interfaces

• cbuf: a clock buffer for the dqs16

• dll: a delay-locked loop for the dqs16

• serpar: TODO

· lvl: TODO

• term: termination control blocks

• pma3: manages the channels of the hssi

• hmc: hardware memory controller, a block managing sdr/ddr ram interfaces

• hps: a series of 37 blocks managing the interface with the integrated dual-core arm

All of these blocks are configured similarly, through the setup of block muxes. They can be of 4 types: \* Boolean \* Symbolic, where the choice is between alphanumeric states \* Numeric, where the choice is between a fixed set of numeric value \* Ram, where a series of bits can be set to any value

Configuring that part of the FPGA consists of configuring the muxes associated to each block.

# 1.4 Routing network

A massive routing network is present all over the FPGA. It has two almost-disjoint parts. The data network has a series of inputs, connected to the outputs of all the blocks, and a series of outputs that go to data inputs of the blocks. The clock network consists of 16 global clocks signals that cover the whole FPGA, up to 88 regional clocks that cover an half of the FPGA, and when an hssi is present a series of horizontal peripheral clocks that are driven by the serial communications. Global and regional clock signals are driven by dedicated cmux blocks (not the fpll in particular, but they do have dedicated connections to the cmuxes).

These two networks join on data/clock muxes, which allow peripheral blocks to select for their clock-like inputs which network the signal should come from.

# 1.5 Programmable inverters

Essentially every output of the routing network that enters a peripheral block can optionally be inverted by activating the associated configuration bit.

#### CYCLONEV INTERNALS DESCRIPTION

# 2.1 Routing network

The routing network follows a single-driver structure: a number of inputs are grouped together in one place, one is selected through the configuration, then it is amplified and used to drive a metal line. There is also usually one bit configuration to disable the driver, which can be all-off (probably leaving the line floating) or a specific combination to select vcc. The drivers correspond to a 2d pattern in the configuration ram. There are 70 different patterns, configured by 1 to 18 bits and mixing 1 to 44 inputs.

The network itself can be split in two parts: the data network and the clock network.

The data network is a grid of connections. Horizontal lines (H14, H6 and H3, numbered by the number of tiles they span) and vertical lines (V12, V4 and V2) helped by wire muxes (WM) connect to each over to ensure routing over the whole surface. Then at the tile level tile-data dispatch (TD) nodes allow to select between the available signals.

Generic output (GOUT) nodes then select between TD nodes to connect to logic blocks inputs. Logic block outputs go to Generic Input (GIN) nodes which feed in the connections. In addition a dedicated network, the Loopback dispatch (LD) connects some of the outputs from the labs/mlabs to their inputs for fast local data routing.

The clock network is more of a top-down structure. The top structures are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks (PCLK). They're all driven by specialized logic blocks we call Clock Muxes (cmux). There are two horizontal cmux in the middle of the top and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in the middle of the left and right borders each driving 4 GCLK and 12 RCLK, and 3 to 4 in the corners driving 6 RCLK each. The dies including an HPS (sx50f and sx120f) are missing the top-right cmux plus some of the middle-of-border-driven RCLK. That gives a total of 16 GCLK and 66 to 88 RCLK. In addition PCLK start from HSSI blocks to distribute serial clocks to the network.

The GCLK span the whole grid. A RCLK spans half the grid. A PCLK spans a number of tiles horizontally to its right.

The second level is Sector clocks, SCLK, which spans small rectangular zones of tiles and connect from GCLK, RCLK and PCLK. The on the third level, connecting from SCLK, is Horizontal clocks (HCLK) spanning 10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on the top and bottom borders. Finally Tile clocks (TCLK) connect from HCLK and BCLK and distribute the clocks within a tile.

In addition the PMUX nodes at the entrance of plls select between SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the cmux to the pll.

Inner blocks directly connect to TCLK and have internal muxes to select between clock and data inputs for their control. Peripheral blocks tend to use a secondary structure composed from a TDMUX that selects one TD between multiple ones followed by a DCMUX that selects between the TDMUX and a TCLK so that their clock-like inputs can be driven from either a clock or a data signal.

Most GOUT and DCMUX connected to inputs to peripheral blocks are also provided with an optional inverter.

# 2.2 Inner logic blocks

#### 2.2.1 LAB

The LABs are the main combinatorial and register blocks of the FPGA. A LAB tile includes 10 sub-blocks with 64 bits of LUT splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of routing logic. In addition a common control subblock selects and dispatches clock, enable, clear, etc signals.

Name	Instance	Туре	Values	Default	Documentation
ARITH_SEL	0-9	Mux	• adder • lut	lut	TODO
BCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	TODO
BCLR_SEL	0-9	Num	• 0-1	0	TODO
BDFF0	0-9	Mux	• reg • nlut	reg	TODO
BDFF1	0-9	Mux	• reg • nlut	reg	TODO
BDFF1L	0-9	Mux	• reg • nlut	reg	TODO
BEF_SEL	0-9	Mux	• e • f	e	TODO
BPKREG0	0-9	Bool	t/f	f	TODO
BPKREG1	0-9	Bool	t/f	f	TODO
BSCLR_DIS	0-9	Bool	t/f	f	TODO
BSLOAD_EN	0-9	Bool	t/f	f	TODO
B_FEEDBACK_		Num	• 0-1	0	TODO
LUT_MASK	0-9	Ram	64 bits	0	TODO

Table 1 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
MODE	0-9	Mux		16	TODO
			• 15		
			• 15_ft		
			• 15_fb		
			• 15_ftb		
			• 16		
			• 16_ft		
			• 16_fb • 16_ftb		
			• 17_e0		
			• 17_e0_ft		
			• 17_e0_fb		
			• 17_e0_ftb		
			• 17_e1		
			• 17_e1_ft		
			• 17_e1_fb		
			• 17_e1_ftb		
SHARE	0-9	Bool	t/f	f	TODO
TCLK_SEL	0-9	Mux	U1	off	TODO
		1	• off		
			• clk0		
			• clk1		
			• clk2		
TCLR_SEL	0-9	Num		0	TODO
ICLK_SEL	0-9	Num	• 0-1		ТОДО
TDFF0	0-9	Mux		reg	TODO
			• reg		
			• nlut		
TDFF1	0-9	Mux		reg	TODO
			• reg		
			• nlut		
TDFF1L	0-9	Mux		reg	TODO
IDITIL		IVIUA	• reg	105	1000
			• nlut		
			inut		
TEF_SEL	0-9	Mux		e	TODO
			• e		
			• f		
TPKREG0	0-9	Bool	t/f	f	TODO
TPKREG1	0-9	Bool	t/f	f	TODO
TSCLR_DIS	0-9	Bool	t/f	f	TODO
TSLOAD_EN	0-9	Bool	t/f	f	TODO
		I			ntinues on next page

Table 1 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
T_FEEDBACK_\$BD-9	Num	• 0-1	0	TODO
ACLR0_INV	Bool	t/f	f	TODO
ACLR0_SEL	Mux	• gin1 • clki2	gin1	TODO
ACLR1_INV	Bool	t/f	f	TODO
ACLR1_SEL	Mux	• gin0 • clki3	gin0	TODO
BTO_DIS	Bool	t/f	f	TODO
BYPASS_DIS	Bool	t/f	t	TODO
CLK0_INV	Bool	t/f	f	TODO
CLK0_SEL	Mux	• clka • clkb	clka	TODO
CLK1_INV	Bool	t/f	f	TODO
CLK1_SEL	Mux	• clka • clkb	clka	TODO
CLK2_INV	Bool	t/f	f	TODO
CLK2_SEL	Mux	• clka • clkb	clka	TODO
CLKA_SEL	Mux	• clki0 • gin2	clki0	TODO
CLKB_SEL	Mux	• clki1 • gin3	clki1	TODO
DFT_MODE	Mux	• off • on • dft_pprog	on	TODO
EN0_EN	Bool	t/f	t	TODO
EN0_NINV	Bool	t/f	t	TODO
EN0_SEL	Mux	• gin1 • gin3	gin1	TODO
EN1_EN	Bool	t/f	t	TODO

Table 1 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
EN1_NINV		Bool	t/f	t	TODO
EN1_SEL		Mux		gin3	TODO
			• gin0		
			• gin3		
EN2_EN		Bool	t/f	t	TODO
EN2_NINV		Bool	t/f	t	TODO
EN_SCLK_LOAI	D_WHAT	Bool	t/f	f	TODO
REGSCAN_LATO	CH_EN	Bool	t/f	f	TODO
SCLR_INV		Bool	t/f	f	TODO
SCLR_MUX		Mux		gin3	TODO
			• gin3		
			• gin2		
SLOAD_INV		Bool	t/f	t	TODO
SLOAD_SEL		Mux		gin0	TODO
			• gin0		
			• gin3		
TTO_DIS		Bool	t/f	f	TODO

#### 2.2.2 MLAB

A MLAB is a lab that can optionally be turned into a 640-bits RAM or ROM. The wiring is identical to the LAB, only some additional muxes are provided to select the RAM/ROM mode.

TODO: address/data wiring in RAM/ROM mode.

Name	Instance	Туре	Values	Default	Documentation
ACLR0_INV		Bool	t/f	f	TODO
ACLR0_SEL		Mux	• gin1 • clki2	gin1	TODO
ACLR1_INV		Bool	t/f	f	TODO
ACLR1_SEL		Mux	• gin0 • clki3	gin0	TODO
BTO_DIS		Bool	t/f	f	TODO
BYPASS_DIS		Bool	t/f	t	TODO
CLK0_INV		Bool	t/f	f	TODO
CLK0_SEL		Mux	• clka • clkb	clka	TODO
CLK1_INV		Bool	t/f	f	TODO

Table 2 – continued from previous page

News			nued from previous pa		D
Name	Instance	Type	Values	Default	Documentation
CLK1_SEL		Mux	11	clka	TODO
			• clka		
			• clkb		
CL V2 INV		D 1	t/f	C	TODO
CLK2_INV		Bool	V1	f	TODO TODO
CLK2_SEL		Mux	• 01150	clka	1000
			• clka • clkb		
			CIKU		
CLKA_SEL		Mux		clki0	TODO
CERT_SEE		111471	• clki0	CIRIO	1020
			• gin2		
			8		
CLKB_SEL		Mux		clki1	TODO
			• clki1		
			• gin3		
DFT_MODE		Mux		on	TODO
			• off		
			• on		
			<ul> <li>dft_pprog</li> </ul>		
77.70			10		
ENO_EN		Bool	t/f t/f	t	TODO
ENO_NINV		Bool	U/I	t -in1	TODO TODO
EN0_SEL		Mux	a gin1	gin1	1000
			• gin1 • gin3		
			giiis		
EN1_EN		Bool	t/f	t	TODO
EN1_NINV		Bool	t/f	t	TODO
EN1_SEL		Mux		gin3	TODO
			• gin0		
			• gin3		
EN2_EN		Bool	t/f	t	TODO
EN2_NINV		Bool	t/f	t	TODO
EN_SCLK_LOAI		Bool	t/f	f	TODO
MADDG_VOLTA	GE	Mux		vccl	TODO
			• vccl		
			• vechg		
Mana Mara:					торс
MCRG_VOLTAG	E	Mux	1	vcchg	TODO
			• vcchg		
			• vccl		
RAM_DIS		Bool	t/f	t	TODO
REGSCAN_LATO	CH EN	Bool	t/f	f	TODO
SCLR_INV	C11_111	Bool	t/f	f	TODO
SCER_HVV		Door	W1	1	ntinues on nevt nage

Table 2 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
SCLR_MUX		Mux		gin3	TODO
_			• gin3		
			• gin2		
SLOAD_INV		Bool	t/f	t	TODO
SLOAD_SEL		Mux		gin0	TODO
			• gin0		
			• gin3		
TTO DIS		Bool	t/f	f	TODO
WRITE_EN		Bool	t/f	f	TODO
WRITE_PULSE	LENGTH	Num		500	TODO
_			• 500		
			• 650		
			• 800		
			• 950		
ARITH_SEL	0-9	Mux	1,1	lut	TODO
			• adder		
			• lut		
BCLK_SEL	0-9	Mux		off	TODO
20212022		111011	• off		1020
			• clk0		
			• clk1		
			• clk2		
BCLR_SEL	0-9	Num		0	TODO
			• 0-1		
BDFF0	0-9	Mux		rag	TODO
DDFFU	0-9	Mux	• reg	reg	1000
			• nlut		
			mut		
BDFF1	0-9	Mux		reg	TODO
			• reg		
			• nlut		
BDFF1L	0-9	Mux		reg	TODO
			• reg		
			• nlut		
BEF_SEL	0-9	Mux		e	TODO
סטו _טטט		IVIUA	• e		1000
			• f		
BPKREG0	0-9	Bool	t/f	f	TODO
BPKREG1	0-9	Bool	t/f	f	TODO
BSCLR_DIS	0-9	Bool	t/f	f	TODO
BSLOAD_EN	0-9	Bool	t/f	f	TODO

Table 2 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
B_FEEDBACK_	<b>SHI</b> -9	Num	• 0-1	0	TODO
LUT_MASK	0-9	Ram	64 bits	0	TODO
MODE	0-9	Mux	• 15 • 15_ft • 15_fb • 15_ftb • 15_ftb • 16 • 16_ft • 16_fb • 16_ftb • 17_e0 • 17_e0_ft • 17_e0_ftb • 17_e1_ft • 17_e1_ft • 17_e1_ft	16	TODO
SHARE	0-9	Bool	t/f	f	TODO
TCLK_SEL	0-9	Mux	• off • clk0 • clk1 • clk2	off	TODO
TCLR_SEL	0-9	Num	• 0-1	0	TODO
TDFF0	0-9	Mux	• reg • nlut	reg	TODO
TDFF1	0-9	Mux	• reg • nlut	reg	TODO
TDFF1L	0-9	Mux	• reg • nlut	reg	TODO
TEF_SEL	0-9	Mux	• e • f	e	TODO
TPKREG0	0-9	Bool	t/f	f	TODO
TPKREG1	0-9	Bool	t/f	f	TODO

Table 2 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
TSCLR_DIS	0-9	Bool	t/f	f	TODO
TSLOAD_EN	0-9	Bool	t/f	f	TODO
T_FEEDBACK_S	E <b>0</b> -9	Num		0	TODO
			• 0-1		

#### 2.2.3 DSP

The DSP blocks provide a multiply-adder with either three 9x9, two 18x18 or one 27x27 multiply, and the 64-bits accumulator. Its large number of inputs and output makes it span two tiles vertically.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Туре	Values	Default	Documentation
ACC_INV	Bool	t/f	f	TODO
AX_SIGNED	Bool	t/f	f	TODO
AY_SIGNED	Bool	t/f	f	TODO
BX_SIGNED	Bool	t/f	f	TODO
BY_SIGNED	Bool	t/f	f	TODO
CASCADE_1ST_EN	Bool	t/f	f	TODO
CASCADE_EN	Bool	t/f	f	TODO
CE_SMUX0_FORCE	Bool	t/f	f	TODO
CE_SMUX0_INV	Bool	t/f	f	TODO
CE_SMUX1_FORCE	Bool	t/f	f	TODO
CE_SMUX1_INV	Bool	t/f	f	TODO
CE_SMUX2_FORCE	Bool	t/f	f	TODO
CE_SMUX2_INV	Bool	t/f	f	TODO
CHAIN_OUTPUT_E	NBool	t/f	f	TODO
CLK_AX17_SEL	Num		0	TODO
		• 0-2		
CLK_AYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_BX17_SEL	Num		0	TODO
		• 0-2		
			_	
CLK_BYZ17_SEL	Num		0	TODO
		• 0-2		
CLK_DYN_CTRL_S	ENum	0.2	0	TODO
		• 0-2		
CLK OPREG SEL	Nī		0	TODO
CLK_OPKEG_SEL	Num	• 0-2	U	וטטט
		<b>■</b> U-∠		
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK_SMUX0_INV	Bool	t/f	f	TODO
CLK_SIMUAU_INV	DUUI	VI	1	וטטט

Table 3 – continued from previous page

Name	Туре	Values	Default	Documentation
CLK_SMUX0_SEL	Mux	• labclk0 • lsim6	labclk0	TODO
CLK_SMUX1_SEL	Mux	• labclk1 • lsim8	labclk1	TODO
CLK_SMUX2_INV	Bool	t/f	f	TODO
CLK_SMUX2_SEL	Mux	• labclk2 • lsim0	labclk2	TODO
COEF_H	Ram	144 bits	0	TODO
COEF_INPUT_EN	Bool	t/f	f	TODO
COEF_L	Ram	144 bits	0	TODO
DEC_INV	Bool	t/f	f	TODO
DELAY_CASCADE	ABYo_dEN	t/f	f	TODO
DELAY_CASCADE_	BBYodEN	t/f	f	TODO
DFT_CLK_DIS	Bool	t/f	t	TODO
DFT_ITG_EN	Bool	t/f	f	TODO
DFT_TDF_EN	Bool	t/f	f	TODO
DOUBLE_ACC_EN		t/f	f	TODO
IDIREG_ACC_CTRI	. Mux	• bypass • reg	bypass	TODO
IDIREG_DEC_CTRL	. Mux	• bypass • reg	bypass	TODO
IDIREG_PRELOAD_	CVIRŁ	• bypass • reg	bypass	TODO
IDIREG_SUB	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_AX	Mux	• bypass • reg	bypass	TODO
INREG_CTRL_AY	Mux	• bypass • reg	bypass	TODO

Table 3 – continued from previous page

Name	Туре	Values	Default	Documentation
INREG_CTRL_AZ	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BX	Mux		bypass	TODO
II VICEO_CTRE_BA	With	• bypass	буразз	1000
		• reg		
INREG_CTRL_BY	Mux		bypass	TODO
		• bypass		
		• reg		
INREG_CTRL_BZ	Mux		bypass	TODO
INKEG_CTKL_BZ	With	• bypass	bypass	TODO
		• reg		
		108		
MODE	Mux		two_18x19	TODO
		• three_9x9		
		• two_18x19		
		• one_27x27		
		•	10	
		sum_of_2_18x	.19	
		one_18x18_plu	1s 36	
		one_roxro_pre	15_50	
NCLR0_INV	Bool	t/f	f	TODO
NCLR0_SEL	Mux		labclk3	TODO
		• labelk3		
		• lsim2		
NCLR1_INV	Bool	t/f	f	TODO
NCLR1_SEL	Mux		labclk4	TODO
_		• labclk4		
		• 1sim3		
OREG_CTRL	Mux	1	bypass	TODO
		• bypass		
		• reg		
PARTIAL_RECONF	ICBENI	t/f	f	TODO
PREADDER_EN	Mux		off	TODO
		• off		
		• add		
		• sub		
PRELOAD	Ram	00-3f	0	TODO
PRELOAD_INV	Bool	t/f	f	TODO
PROGINV	Ram	108 bits	0	TODO
SUB_INV	Bool	t/f	f	TODO
SYSTOLIC_REG_E		t/f	f	TODO
51510LIC_KLO_E	D001	W1	1	1000

#### 2.2.4 M10K

The M10K blocks provide  $10240 \ (256*40)$  bits of dual-ported rom or ram.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
A_ADDCLR_EN		Bool	t/f	f	TODO
A_DATA_FLOW	THRU	Bool	t/f	f	TODO
A_DATA_WIDTI	I	Num	• 1-2 • 5 • 10 • 20 • 40	40	TODO
A_DMY_PWDW	N	Ram	0-f	6	TODO
A_FAST_READ		Bool	t/f	f	TODO
A_FAST_WRITE		Mux	• off • fast • slow	off	TODO
A_OUTCLR_EN		Mux	• off • reg • lat	off	TODO
A_OUTEN_DEL	AY	Ram	0-7	1	TODO
A_OUTEN_PUL		Ram	0-3	3	TODO
A_OUTPUT_SEI		Mux	• async • reg	async	TODO
A_SAEN_DELA	Y	Ram	0-7	0	TODO
A_SA_WREN_D		Ram	0-3	0	TODO
A_WL_DELAY		Ram	0-3	1	TODO
A_WR_TIMER_	PULSE	Ram	00-1f	06	TODO
BIST_MODE		Bool	t/f	f	TODO
BOT_1_ADDCL	R_SEL	Num	• 0-1	0	TODO
BOT_1_CORECI	K_SEL	Num	• 0-1	0	TODO
BOT_1_INCLK_	SEL	Num	• 0-1	0	TODO
BOT_1_OUTCLI	C_SEL	Num	• 0-1	0	TODO
-	•	•		continu	ues on nevt nage

Table 4 – continued from previous page

BOT_1_OUTCLR_SEL         Num         • 0-1         0         TODO           BOT_CE0_INV         Bool         t/f         f         TODO           BOT_CE0_SEL         Num         0         TODO           BOT_CE1_INV         Bool         t/f         f         TODO           BOT_CE1_SEL         Num         0         TODO           BOT_CLK_INV         Bool         t/f         f         TODO           BOT_CLK_SEL         Num         • 0-1         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	Name Instance	Type	Values	Default	Documentation
BOT_CE0_INV			14.00		
BOT_CE0_SEL		- /	• 0-1		
BOT_CE0_SEL					
BOT_CE1_INV   Bool   t/f   f   TODO			t/f		
BOT_CE1_INV   Bool   t/f   f   TODO	BOT_CE0_SEL	Num		0	TODO
BOT_CEI_SEL         Num         • 0-1         TODO           BOT_CLK_INV         Bool         t/f         f         TODO           BOT_CLK_SEL         Num         0         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO			• 0-1		
BOT_CLK_INV   Bool   t/f   f   TODO	BOT_CE1_INV	Bool	t/f	f	TODO
BOT_CLK_INV         Bool         t/f         f         TODO           BOT_CLK_SEL         Num         0         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	BOT_CE1_SEL	Num		0	TODO
BOT_CLK_SEL         Num         0         TODO           BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO			• 0-1		
BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	BOT_CLK_INV	Bool	t/f	f	TODO
BOT_CLR_INV         Bool         t/f         f         TODO           BOT_CLR_SEL         Num         0         TODO	BOT_CLK_SEL	Num		0	TODO
BOT_CLR_SEL Num 0 TODO			• 0-1		
BOT_CLR_SEL Num 0 TODO	BOT CLR INV	Bool	t/f	f	TODO
		- 1,5,5,5,5	• 0-1		
BOT CORECLK SEL Num 0 TODO	DOT CODECLY CEL	N		0	TODO
BOT_CORECLK_SEL Num 0 TODO • 0-2	BOI_CORECLK_SEL	Num	• 0.2	0	TODO
- 0-2			0-2		
BOT_INCLK_SEL Num 0 TODO	BOT INCLK SEL	Num		0	TODO
• 0-2			• 0-2		
DOT OUTGIN OF TODO	DOT OUTCLE OF	NT			TODO
BOT_OUTCLK_SEL Num 0 TODO  • 0-1	BOI_OUICLK_SEL	Num	• 0-1	0	TODO
			0-1		
BOT_R_INV Bool t/f f TODO		Bool	t/f		
BOT_R_SEL Num 0 TODO	BOT_R_SEL	Num		0	TODO
• 0-2			• 0-2		
BOT_W_INV Bool t/f f TODO	BOT W INV	Bool	t/f	f	TODO
BOT_W_SEL Num 0 TODO		Num		0	TODO
• 0-2			• 0-2		
B_ADDCLR_EN Bool t/f f TODO	B ADDCLR EN	Rool	   t/f	f	TODO
B_DATA_FLOW_THRU Bool t/f f TODO					
B_DATA_WIDTH Num 1 TODO					
• 1-2	5_51111		• 1-2		1020
• 5					
• 10					
• 20					
• 40			• 40		
B_DMY_DELAY Ram 0-3 1 TODO	B_DMY_DELAY	Ram	0-3	1	TODO
B_DMY_DELAY Ram 0-3 1 TODO					
B_DMY_PWDWN Ram 0-f 6 TODO				6	TODO
B_FAST_READ Bool t/f f TODO	B_FAST_READ	Bool	t/f	f	TODO

Table 4 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
B_FAST_WRITE	Mux		off	TODO
		• off		
		• fast		
		• slow		
B_OUTCLR_EN	Mux		off	TODO
		• off		
		• reg		
		• lat		
B_OUTEN_DELAY	Ram	0-7	1	TODO
B_OUTEN_PUL\$E	Ram	0-3	3	TODO
B_OUTPUT_SEL	Mux	0.5	async	TODO
B_GCTT GT_SEB	Mux	• async	async	TODO
		• reg		
		l		
B_SAEN_DELAY	Ram	0-7	0	TODO
B_SA_WREN_DELAY	Ram	0-3	0	TODO
B_WL_DELAY	Ram	0-3	1	TODO
B_WR_TIMER_PULSE	Ram	00-1f	06	TODO
DISABLE_UNU\$ED	Bool	t/f	t	TODO
ITG_LFSR	Bool	t/f	f	TODO
PACK_MODE	Bool	t/f	f	TODO
PR_EN	Bool	t/f	f	TODO
TDF_ATPG	Bool	t/f	f	TODO
TEST_MODE_OFF	Bool	t/f	t	TODO
TOP_ADDCLR_\$EL	Num		0	TODO
		• 0-1		
TOP_CE0_INV	Bool	t/f	f	TODO
TOP_CE0_SEL	Num		0	TODO
		• 0-1		
TOD CEL INV	Bool	t/f	f	TODO
TOP_CE1_INV		VI	0	
TOP_CE1_SEL	Num	. 0.1	0	TODO
		• 0-1		
TOP_CLK_INV	Bool	t/f	f	TODO
TOP CLK SEL	Num	U I	0	TODO
TOT_CDK_ODD	1 Tuill	• 0-1		1000
TOP_CLR_INV	Bool	t/f	f	TODO
TOP_CLR_SEL	Num		0	TODO
		• 0-1		
TOP_CORECLK_SEL	Num		0	TODO
		• 0-2		
	1	1		ntinuos on novt pago

Table 4 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
TOP_INCLK_SE	L	Num		0	TODO
			• 0-2		
TOP_OUTCLK_S	\$EL	Num		0	TODO
			• 0-1		
TOD OUTCLD		NI			TODO
TOP_OUTCLR_S	SEL	Num	• 0-1	0	TODO
			0-1		
TOP_R_INV		Bool	t/f	f	TODO
TOP_R_SEL		Num	01	0	TODO
TOT_IC_SEL		1 vaiii	• 0-2	, o	1000
			,		
TOP_W_INV		Bool	t/f	f	TODO
TOP_W_SEL		Num		0	TODO
			• 0-2		
TRUE_DUAL_PO	DRT	Bool	t/f	f	TODO
RAM	0-255	Ram	40 bits	0	TODO

# 2.3 Peripheral logic blocks

## 2.3.1 GPIO

The GPIO blocks connect the FPGA with the exterior through the package pins. Each block controls 4 pads, which are connected to up to 4 pins.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Туре	Values	Default	Documentation
IOCSR_STD	0-3	Mux		nvr_high	TODO
ISSUR_STD			<ul><li>nvr_high</li><li>nvr_low</li><li>vr</li><li>dis</li></ul>	<u></u>	1020
	_ <b>0</b> -\$CLE_DELAY_		t/f	f	TODO
OUTPUT_DUTY	_ <b>0</b> -\$*CLE_DELAY_	PSum	• 0 • 50 • 100 • 150	0	TODO
OUTPUT DUTY	_ <b>0</b> - <b>B</b> CLE_DELAY	RB861	t/f	f	TODO
PLL_SELECT	0-3	Mux	• codin • pll	codin	TODO
SLEW_RATE_SI	CO)¥3	Bool	t/f	f	TODO
TERMINATION_		Mux	• regio • rupdn	regio	TODO
TERMINATION_	CONTROL_SHIFT	l' Bool	t/f	f	TODO
TERMINATION_	MODE	Mux	<ul> <li>pds</li> <li>rs_static</li> <li>rt_pds_dyna</li> <li>rt_rs_dynan</li> <li>rt_static</li> </ul>		TODO
USE_BUS_HOLI	0 0-3	Bool	t/f	f	TODO
USE_OPEN_DRA		Bool	t/f	f	TODO
USE_PCI_DIODI		Bool	t/f	f	TODO
USE_WEAK_PU		Bool	t/f		TODO
DRIVE_STRENC	7.7013	Mux	<ul> <li>off</li> <li>prog_gnd</li> <li>prog_pwr</li> <li>lvds_1r</li> <li>lvds_3r</li> <li>v3p0_pci_p</li> <li>v3p0_lvttl_</li> <li>v3p0_lvttl_</li> <li>v3p0_lvttl_</li> <li>v3p0_lvttl_</li> <li>v3p0_lvttl_</li> </ul>	4ma 8ma 12ma 16ma	TODO
20			•	Ps- <b>cyc</b> loneV inte	rnals description

v3n0 lyemos 12ma

#### 2.3.2 DQS16

The DQS16 blocks handle differential signaling protocols. Each supervises 4 GPIO blocks for a total of 16 signals, hence their name.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDR_DQS_DE	LAY_CHAIN_LEN	(CREAth)	0-3	0	TODO
DELAY_CHAIN_	CONTROL_INPU	TMux	• dll1in • dll2in • core_in • sel_0	dll1in	TODO
DELAY_CHAIN	LATCHES_BYPA	S\$Bool	t/f	f	TODO
DFT_RB_RSCAN	OVRD_REG_EN	Bool	t/f	f	TODO
DFT_RB_RSCAN	OVRD_TDF_EN	Bool	t/f	f	TODO
DQS_BUS_WID		Num	• 0 • 8 • 16 • 32	8	TODO
DQS_DELAY_C	HAIN_PWDOWN_	D <b>B</b> To <u>I</u> DEF_DIS	t/f	t	TODO
DQS_DELAY_C	HAIN_PWDOWN_	D <b>R</b> So <u>I</u> DEF_DIS	t/f	f	TODO
	HAIN_RB_ADDI_I	E <b>NB</b> ool	t/f	f	TODO
DQS_DELAY_CI		Ram	0-3	3	TODO
	HAIN_TWO_DLY_	E <b>B</b> bol	t/f	t	TODO
DQS_ENABLE_S	SEL	Mux	<ul><li>combi_pst</li><li>pst</li><li>ht_pst</li><li>pst_ena</li></ul>	combi_pst	TODO
DQS_PHASE_TF	ANSFER_NEG_E	NBool	t/f	f	TODO
DQS_POSTAMB	LE_EN	Bool	t/f	f	TODO
DQS_POSTAMB	LE_NEJ_SEL	Mux	• cff • ip_sc	cff	TODO
DQS_PWR_SVG	EN	Bool	t/f	t	TODO
HR_CLK_PST_II	NV	Bool	t/f	t	TODO
HR_CLK_PST_S	EL	Mux	• dqs_clkout • seq_hr_clk	seq_hr_clk	TODO
PST_DQS_CLK_	INV_PHASE_INV	Bool	t/f	f	TODO

Table 5 – continued from previous page

		Values	Default	Documentation
Name Instance	Type	values		
PST_DQS_CLK_INV_PHASE_SEI	Mux	CC	cff	TODO
		• cff		
		• ip_sc		
PST_DQS_DELAY_CHAIN_LENG	T <b>R</b> am	0-3	0	TODO
PST_USE_PHASECTRLIN	Bool	t/f	f	TODO
RBT_BYPASS_VAL	Ram	0-1	0	TODO
RBT_NEJ_OCT_HALFT_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_EN	Bool	t/f	f	TODO
RB_2X_CLK_DQS_INV	Bool	t/f	f	TODO
RB_2X_CLK_OCT_EN	Bool	t/f	f	TODO
RB_2X_CLK_OCT_INV	Bool	t/f	f	TODO
RB_ACLR_LFIFO_EN	Bool	t/f	f	TODO
RB_ACLR_PST_EN	Bool	t/f	f	TODO
RB BYP OCT SEL	Mux		bypass_val	TODO
	111471	• combi	ojpuss_var	1020
		• reg		
		• reg_2x		
		10g_2x		
		bypass_val		
		bypass_var		
RB CLK AC EN	Bool	t/f	f	TODO
RB_CLK_AC_INV	Bool	t/f	t	TODO
RB_CLK_DQ_EN	Bool	t/f	f	TODO
RB_CLK_HR_EN	Bool	t/f	f	TODO
RB_CLK_OP_EN	Bool	t/f	f	TODO
RB_CLK_OP_SEL	Mux	U1	clk0	TODO
RB_CER_OI_SEE	Wiux	• clk0	CIKU	ТОДО
		• delay_clk		
		delay_cik		
RB_CLK_PST_EN	Bool	t/f	f	TODO
RB_FIFO_WEN_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_FR_CLK_OCT_INV	Bool	t/f	f	TODO
RB_FR_CLK_OCT_SEL	Mux	W1	clk_out_1	TODO
KD_I K_CLK_OUI_GEL	IVIUA	• clk_out_1	CIK_OUL_1	1000
		erk_out_1		
		seq_hr_clk		
		seq_m_cik		
RB_HR_BYPASS_CFF_EN	Bool	t/f	t	TODO
RB_HR_BYPAS\$_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		1 -		
RB_HR_CLK_OCT_EN	Bool	t/f	f	TODO
RB_HR_CLK_OCT_INV	Bool	t/f	f	TODO
	1	1	1	

Table 5 – continued from previous page

Name Instance	Type	trom previous pa	Default	Documentation
RB_HR_CLK_OCT_SEL	Mux	Values	clk_out_1	TODO
RB_IIK_CEK_OCT_SEE	With	• clk_out_1	cik_out_1	ТОВО
		•		
		seq_hr_clk		
		seq_m_en		
RB_LFIFO	Ram	32 bits	0	TODO
RB_LFIFO_BYPASS	Bool	t/f	t	TODO
RB LFIFO OCT EN	Bool	t/f	t	TODO
RB_LFIFO_PHY_CLK_INV	Bool	t/f	f	TODO
RB_LFIFO_PHY_CLK_SEL	Ram	0-1	0	TODO
RB_T11_GATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_GATING_SEL_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		r		
RB_T11_UNGATING_SEL_CFF	Ram	00-1f	0	TODO
RB_T11_UNGATING_SEL_IPEN	Mux		cff	TODO
		• cff		-
		• ip_sc		
		-r		
RB_T7_DQS_SEL_DQS_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		-r		
RB_T7_SEL_IREG_CFF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_CFF	Ram	00-1f	0	TODO
RB_T9_SEL_OCT_IPEN	Mux		cff	TODO
		• cff		
		• ip_sc		
		1-		
RB_VFIFO_EN	Bool	t/f	f	TODO
RDFT_ITG_XOR_EN	Bool	t/f	f	TODO
RXCLK_01_SEL	Ram	0-1	0	TODO
RXCLK_45_SEL	Ram	0-1	0	TODO
RXCLK_89_SEL	Ram	0-1	0	TODO
RXCLK_CD_SEL	Ram	0-1	0	TODO
TXCLK_23_SEL	Ram	0-1	0	TODO
TXCLK_67_SEL	Ram	0-1	0	TODO
TXCLK_AB_SEL	Ram	0-1	0	TODO
TXCLK_EF_SEL	Ram	0-1	0	TODO
UPDATE_ENABLE_INPUT	Mux		sel1	TODO
_   _		• sel1		
		• sel2		
		• core		
		• sel0		
BITSLIP_CFG 0-15	Num		1	TODO
_		• 1-11		
CE_OEREG_TIEO#H_5EN	Bool	t/f	f	TODO
-   -	1	1		ies on nevt nage

Table 5 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
CE_OUTREG_T		Bool	t/f	f	TODO
DDIO_OE_EN	0-15	Bool	t/f	f	TODO
DQS_CLK_SEL	0-15	Mux	<ul><li>clkout0</li><li>dq_clk</li><li>dqs_clk</li><li>addr_clk</li></ul>	clkout0	TODO
FIFO_MODE_SE	L0-15	Mux	fifo_hr_mod fifo_fr_mod bitslip_mod des_bs_inpu des_io_inpu ser_output	de le ut	TODO
FIFO_RCLK_IPE	N0-15	Mux	• cff • ip_sc	cff	TODO
FIFO_RCLK_SE		Mux	• clkin1 • dqs_clk • seq_hr_clk • vcc	vec	TODO
INPUT_PATH_C		Bool	t/f	f	TODO
INPUT_REG0_S	EIO-15	Mux	sel_bypass sel_group_f sel_cdatam: sel_cdatam:	xin0	TODO

Table 5 – continued from previous page

NPUT_REGI_SEI0-15	Name Instance	Type 5 - continue	Values	Default	Documentation
Sel_bypass   Sel_group_fifo1   Sel_cdatamxin1   Sel_cdatamxin6   Sel_bypass   Sel_bypass   Sel_bypass   Sel_bypass   Sel_bypass   Sel_bypass   Sel_bypass   Sel_cdatamxin2   Sel_cdatamxin2   Sel_cdatamxin7   Sel_cdatamxin7   Sel_cdatamxin8   Sel_bypass   Sel_bypass   Sel_bypass   Sel_bypass   Sel_bypass   Sel_bypass   Sel_cdatamxin3   Sel_cdatamxin3   Sel_cdatamxin3   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin9   Sel_bypass   Sel_cdatamxin9   Sel_cdatamxin9			Valado		
Sel_group_fifol   Sel_cdatamxin6   Sel_bypass   TODO		With	•	sei_oypuss	1020
Sel_group_fifol   Sel_cdatamxin6   Sel_bypass   TODO			sel_bypass		
Sel_cdatamxin1   Sel_cdatamxin6   Sel_bypass   TODO			•		
Sel_cdatamxin6   Sel_bypass   TODO			sel_group_	_fifo1	
Sel_cdatamxin6   Sel_bypass   TODO			•		
INPUT_REG2_SEI0-15			sel_cdatam	nxin1	
INPUT_REG2_SEI0-15			•		
Sel_bypass   Sel_group_fifo2   Sel_cdatamxin2   Sel_bypass   TODO			sei_cdatain	IXIIIO	
Sel_bypass   Sel_group_fifo2   Sel_cdatamxin2   Sel_bypass   TODO	INPUT REG2 SEI0-15	Mux		sel bypass	TODO
Sel_group_fifo2   Sel_cdatamxin2   Sel_cdatamxin7	11.101_1230 <b>2</b> _5_3	111011	•	sei_eypuss	1020
Sel_cdatamxin2   Sel_cdatamxin7			sel_bypass		
Sel_cdatamxin2   Sel_cdatamxin7   Sel_cdatamxin7   Sel_cdatamxin7   Sel_bypass   TODO   Sel_bypass   Sel_group_fifo3   Sel_cdatamxin3   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin9   Sel_bypass   Sel_locked_dpa   Sel_locked_dpa   Sel_cdatamxin4   Sel_cdatamxin9   Sel_cdat			•		
Sel_cdatamxin7   Sel_bypass   TODO			sel_group_	_fifo2	
Sel_cdatamxin7   Sel_bypass   TODO			•		
INPUT_REG3_SEI0-15			sel_cdatam	1 <b>x</b> 1n2	
INPUT_REG3_SEI0-15			sel cdatam	vin7	
Sel_bypass   Sel_group_fifo3   Sel_cdatamxin3   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin8   Sel_bypass   TODO   Sel_bypass   Sel_bypass   Sel_locked_dpa   Sel_cdatamxin4   Sel_cdatamxin4   Sel_cdatamxin9   Sel_cdatamxi			SCI_Cddtdiii		
Sel_bypass   Sel_group_fifo3   Sel_cdatamxin3   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin8   Sel_bypass   TODO   Sel_bypass   Sel_bypass   Sel_locked_dpa   Sel_cdatamxin4   Sel_cdatamxin4   Sel_cdatamxin9   Sel_cdatamxi	INPUT_REG3_SEI0-15	Mux		sel_bypass	TODO
Sel_group_fifo3   Sel_cdatamxin3   Sel_cdatamxin8			•	71	
Sel_cdatamxin3   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin8   Sel_bypass   TODO			sel_bypass		
Sel_cdatamxin3   Sel_cdatamxin8   Sel_cdatamxin8   Sel_cdatamxin8   Sel_bypass   TODO			•		
Sel_cdatamxin8			sel_group_	tifo3	
Sel_cdatamxin8			sel edatam	vin3	
INPUT_REG4_SEI0-15			• SCI_Cdatain		
INPUT_REG4_SEI0-15			sel cdatam	nxin8	
Sel_bypass   Sel_locked_dpa   Sel_cdatamxin4   Sel_cdatamxin9   Sel_cdat					
Sel_locked_dpa	INPUT_REG4_SEI0-15	Mux		sel_bypass	TODO
Sel_locked_dpa   Sel_cdatamxin4   Sel_cdatamxin9   Sel_			•		
Sel_cdatamxin4   Sel_cdatamxin9   Sel_			sel_bypass		
Sel_cdatamxin4   Sel_cdatamxin9   Sel_			• sal la alrad	dma	
Sel_cdatamxin9   Sel_cdatamxin9			sei_lockeu	_ира	
Sel_cdatamxin9   Sel_cdatamxin9			sel cdatam	xin4	
INREG_POWER_UPLSTATE   Ram   0-1   0   TODO     INREG_SCLR_EN0-15   Bool   t/f   f   TODO     INREG_SCLR_VAU-15   Ram   0-1   0   TODO     IOREG_PWR_SV(G-EN   Bool   t/f   t   TODO     IP_SC_OR_FIFO_SEI5   Mux   cff   cff     • ip_sc   • ip_sc     IR_FIFO_RCLK_IN-15   Bool   t/f   f   TODO     IR_FIFO_TCLK_EN-15   Bool   t/f   f   TODO			•		
INREG_SCLR_EN0-15			sel_cdatam	nxin9	
INREG_SCLR_EN0-15					
INREG_SCLR_VA0-15					
IOREG_PWR_SV@_EN         Bool         t/f         t         TODO           IP_SC_OR_FIFO_SEL5         Mux         cff         TODO           • cff • ip_sc         ip_sc         TODO           IR_FIFO_RCLK_INV5         Bool         t/f         f         TODO           IR_FIFO_TCLK_EN15         Bool         t/f         f         TODO					
IP_SC_OR_FIFO_SE15					l .
• cff • ip_sc			VI		
IR_FIFO_RCLK_INVI5         Bool         t/f         f         TODO           IR_FIFO_TCLK_ENVI5         Bool         t/f         f         TODO	H_SC_OK_IHO_WELD	IVIUA	• cff		1000
IR_FIFO_RCLK_INN15         Bool         t/f         f         TODO           IR_FIFO_TCLK_EN15         Bool         t/f         f         TODO					
IR_FIFO_TCLK_ED\15 Bool t/f f TODO			-r_~~		
		Bool	t/f	f	TODO
OEREG ACLR EN)-15 Bool t/f f TODO					l .
continues on next nage	OEREG_ACLR_EN0-15	Bool	t/f		TODO

Table 5 – continued from previous page

Marra		ible 5 – continued		•	Danimantation
Name	Instance	Туре	Values	Default	Documentation
OEREG_CLK_IN		Bool	t/f	f	TODO
OEREG_HR_CL		Bool	t/f	f	TODO
OEREG_OUTPU	T <u>O</u> SISL	Mux	• sel_oe0 • sel_1x • sel_1x_dela • sel_2x	sel_oe0 y	TODO
OEREG_POWER	P DID SSTATE	Ram	0-1	0	TODO
OEREG_SCLR_I		Ram	0-1	0	TODO
OEREG_SCLR_I		Bool	t/f	f	TODO
			t/f	f	
OE_2X_CLK_EN		Bool			TODO
OE_2X_CLK_IN		Bool	t/f	f	TODO
OE_HALF_RATI	I —	Bool	t/f	t	TODO
OE_HALF_RATI	#_OPEN	Mux	• cff • ip_sc	cff	TODO
OUTREG_MOD	<u>(S.E.S.</u>	Mux	• sdr • ddr	sdr	TODO
OUTREG_OUTF	UG- <u>1</u> SEL	Mux	sel_iodout0 sel_sdr sel_sdr_dela sel_2xff	sel_iodout()	TODO
OUTREG_POWI	RO-IUP STATE	Ram	0-1	0	TODO
OUTREG_SCLR		Bool	t/f	f	TODO
OUTREG_SCLR		Ram	0-1	0	TODO
RBE_HRATE_CI	Τ	Mux	• clkout1 • hr_clk	clkout1	TODO
RBOE_LVL_FR	CO-K5EN	Bool	t/f	f	TODO
RBOE LVL FR		Bool	t/f	f	TODO
RB FIFO WCLF	_	Bool	t/f	f	TODO
RB FIFO WCLI	_	Bool	t/f	f	TODO
RB_FIFO_WCLI	<u>С</u> \$НБ	Mux	• clkin0 • dqs_bus	clkin0	TODO
RB_IREG_T1T1	BOYPASS_EN	Bool	t/f	f	TODO
RB_OEO_INV	0-15	Bool	t/f	t	TODO
RB_T1_SEL_IRE	CO_CFF_DELAY	Ram	00-1f	0	TODO
					les on nevt nage

Table 5 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RB_T1_SEL_IRE	CO_IPSEN	Mux		cff	TODO
			• cff		
			• ip_sc		
RB_T9_SEL_ERI	E <b>0-13</b> FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_ERI	E <b>O-19</b> EN	Mux		cff	TODO
			• cff		
			• ip_sc		
	E <b>G</b> -1 <b>15</b> FF_DELAY	Ram	00-1f	0	TODO
RB_T9_SEL_OR	E <b>G</b> -1139EN	Mux		cff	TODO
			• cff		
			• ip_sc		
SET_T3_FOR_CI		Ram	0-7	0	TODO
SET_T3_FOR_Cl		Ram	0-7	0	TODO
TXOUT_FCLK_S	SEL-15	Mux		txout	TODO
			• txout		
			• fclk		
USE_CLR_INRE		Bool	t/f	f	TODO
USE_CLR_OUT	REGIEN	Bool	t/f	f	TODO

## 2.3.3 FPLL

The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.

TODO: everything, GOUT/GIN/DCMUX mapping is done

Name	Instance	Type	Values	Default	Documentation
ATB		Ram	0-f	0	TODO
AUTO_CLK_SW_EN		Bool	t/f	f	TODO
BWCTRL		Ram	0-f	4	TODO
C0_COUT_EN		Bool	t/f	f	TODO
C0_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C1_COUT_EN		Bool	t/f	f	TODO
C1_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C2_COUT_EN		Bool	t/f	f	TODO
C2_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C3_COUT_EN		Bool	t/f	f	TODO
C3_EXTCLK_DLLOUT_EN		Bool	t/f	f	TODO
C4_COUT_EN		Bool	t/f	f	TODO
C5_COUT_EN		Bool	t/f	f	TODO
C6_COUT_EN		Bool	t/f	f	TODO
C7_COUT_EN		Bool	t/f	f	TODO
C8_COUT_EN		Bool	t/f	f	TODO
CLKIN_0_SRC		Ram	0-f	2	TODO
CLKIN_1_SRC		Ram	0-f	3	TODO
CLK_LOSS_EDGE		Ram	0-1	0	TODO

Table 6 – continued from previous page

Name Iable 6 – conti	Instance	Type	Values	Default	Documentation
CLK_LOSS_SW_EN	motanoc	Bool	t/f	f	TODO
CLK_SW_DELAY		Ram	0-7	0	TODO
CMP_BUF_DELAY		Ram	0-7	0	TODO
CP COMP		Bool	t/f	f	TODO
CP_CURRENT		Ram	0-7	2	TODO
CTRL_OVERRIDE_SETTING		Bool	t/f	t	TODO
DLL_SRC		Ram	00-1f	1c	TODO
DPADIV VCOPH DIV		Ram	0-3	0	TODO
DPRIO0 BASE ADDR		Ram	00-3f	0	TODO
DPRIO_DPS_ATPGMODE_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CLK_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_CSR_TEST_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_ECN_MUX		Ram	0-1	0	TODO
DPRIO_DPS_RESERVED_INVERT		Bool	t/f	f	TODO
DPRIO_DPS_RST_N_INVERT		Bool	t/f	f	TODO
DPRIO DPS SCANEN INVERT		Bool	t/f	f	TODO
DSM DITHER		Ram	0-3	0	TODO
DSM_OUT_SEL		Ram	0-3	0	TODO
DSM RESET		Bool	t/f	f	TODO
ECN BYPASS		Bool	t/f	f	TODO
ECN_TEST_EN		Bool	t/f	f	TODO
FBCLK_MUX_1		Ram	0-3	0	TODO
FBCLK_MUX_2		Ram	0-1	0	TODO
FORCELOCK		Bool	t/f	f	TODO
FPLL ENABLE		Bool	t/f	f	TODO
FRACTIONAL_CARRY_OUT		Ram	0-3	3	TODO
FRACTIONAL_DIVISION_SETTING		Ram	32 bits	0	TODO
FRACTIONAL_VALUE_READY		Bool	t/f	t	TODO
LF_TESTEN		Bool	t/f	f	TODO
LOCK_FILTER_CFG_SETTING		Ram	000-fff	001	TODO
LOCK_FILTER_TEST		Bool	t/f	f	TODO
MANUAL_CLK_SW_EN		Bool	t/f	f	TODO
M_CNT_BYPASS_EN		Bool	t/f	f	TODO
M_CNT_COARSE_DELAY		Ram	0-7	0	TODO
M_CNT_FINE_DELAY		Ram	0-3	0	TODO
M_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_IN_SRC		Ram	0-3	0	TODO
M_CNT_LO_DIV_SETTING		Ram	00-ff	01	TODO
M_CNT_LO_PRESET_SETTING		Ram	00-ff	01	TODO
M_CNT_ODD_DIV_DUTY_EN		Bool	t/f	f	TODO
M_CNT_PH_MUX_PRESET_SETTING		Ram	0-7	0	TODO
NREVERT_INVERT		Bool	t/f	f	TODO
N_CNT_BYPASS_EN		Bool	t/f	f	TODO
N_CNT_COARSE_DELAY		Ram	0-7	0	TODO
M CME PIME DELAY				0	TODO
N_CNT_FINE_DELAY		Ram	0-3	0	TODO
N_CNT_HI_DIV_SETTING		Ram Ram	0-3 00-ff	01	TODO
N_CNT_HI_DIV_SETTING		Ram	00-ff	01	TODO

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
PL_AUX_ATB_COMP_MINUS	mstance	Bool	t/f	f	TODO
PL_AUX_ATB_COMP_PLUS		Bool	t/f	f	TODO
PL AUX ATB EN0		Bool	t/f	f	TODO
PL_AUX_ATB_EN0_PRECOMP		Bool	t/f	f	TODO
PL AUX ATB EN1		Bool	t/f	f	TODO
PL_AUX_ATB_EN1_PRECOMP		Bool	t/f	f	TODO
PL_AUX_ATB_MODE		Ram	00-1f	0	TODO
PL_AUX_ATB_MODE PL_AUX_BG_KICKSTART		Bool	t/f	f	TODO
PL_AUX_BG_RICKSTART PL AUX BG POWERDOWN			t/f	f	TODO
		Bool			
PL_AUX_BYPASS_MODE_CTRL_CURRENT		Bool	t/f	f	TODO
PL_AUX_BYPASS_MODE_CTRL_VOLTAGE		Bool	t/f	f	TODO
PL_AUX_COMP_POWERDOWN		Bool	t/f	f	TODO
PL_AUX_VBGMON_POWERDOWN		Bool	t/f	f	TODO
PM_AUX_CAL_CLK_TEST_SEL		Bool	t/f	f	TODO
PM_AUX_CAL_RESULT_STATUS		Bool	t/f	f	TODO
PM_AUX_IQCLK_CAL_CLK_SEL		Ram	0-7	0	TODO
PM_AUX_RX_IMP		Ram	0-3	0	TODO
PM_AUX_TERM_CAL		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_RX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL		Ram	00-1f	0	TODO
PM_AUX_TERM_CAL_TX_OVER_VAL_EN		Bool	t/f	f	TODO
PM_AUX_TEST_COUNTER		Bool	t/f	f	TODO
PM_AUX_TX_IMP		Ram	0-3	0	TODO
REF_BUF_DELAY		Ram	0-7	0	TODO
REGULATION_BYPASS		Bool	t/f	f	TODO
REG_BOOST		Ram	0-7	0	TODO
RIPPLECAP_CTRL		Ram	0-3	0	TODO
SLF_RST		Ram	0-3	0	TODO
SW_REFCLK_SRC		Ram	0-1	0	TODO
TCLK_MUX_EN		Bool	t/f	f	TODO
TCLK_SEL		Ram	0-1	1	TODO
TESTDN_ENABLE		Bool	t/f	f	TODO
TESTUP_ENABLE		Bool	t/f	f	TODO
TEST_ENABLE		Bool	t/f	f	TODO
UNLOCK_FILTER_CFG_SETTING		Ram	0-7	0	TODO
VC0DIV_OVERRIDE		Bool	t/f	t	TODO
VCCD0G_ATB		Ram	0-3	0	TODO
VCCD0G_OUTPUT		Ram	0-7	0	TODO
VCCD1G_ATB		Ram	0-3	0	TODO
VCCD1G_OUTPUT		Ram	0-7	0	TODO
VCCM1G_TAP		Ram	0-f	b	TODO
VCCR_PD		Bool	t/f	f	TODO
VCO0PH_EN		Bool	t/f	f	TODO
VCO_DIV		Ram	0-1	1	TODO
VCO_PH0_EN		Bool	t/f	f	TODO
VCO_PH1_EN		Bool	t/f	f	TODO
VCO PH2 EN		Bool	t/f	f	TODO
VCO_PH3_EN		Bool	t/f	f	TODO
· · ·	1				loo on novt nogo

Table 6 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
VCO_PH4_EN		Bool	t/f	f	TODO
VCO_PH5_EN		Bool	t/f	f	TODO
VCO_PH6_EN		Bool	t/f	f	TODO
VCO_PH7_EN		Bool	t/f	f	TODO
VCTRL_TEST_VOLTAGE		Ram	0-7	3	TODO
EXTCLK_CNT_SRC	0-1	Ram	00-1f	1c	TODO
EXTCLK_ENABLE	0-1	Bool	t/f	t	TODO
EXTCLK_INVERT	0-1	Bool	t/f	f	TODO
BYPASS_EN	0-8	Bool	t/f	f	TODO
CNT_COARSE_DELAY	0-8	Ram	0-7	0	TODO
CNT_FINE_DELAY	0-8	Ram	0-3	0	TODO
CNT_IN_SRC	0-8	Ram	0-3	2	TODO
CNT_PH_MUX_PRESET	0-8	Ram	0-7	0	TODO
CNT_PRESET	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_HI_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_LO_DIV	0-8	Ram	00-ff	01	TODO
DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN	0-8	Bool	t/f	f	TODO
SRC	0-8	Bool	t/f	f	TODO
LOADEN_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LOADEN_ENABLE	0-1	Bool	t/f	f	TODO
LOADEN_FINE_DELAY	0-1	Ram	0-3	0	TODO
LVDSCLK_COARSE_DELAY	0-1	Ram	0-7	0	TODO
LVDSCLK_ENABLE	0-1	Bool	t/f	f	TODO
LVDSCLK_FINE_DELAY	0-1	Ram	0-3	0	TODO

# 2.3.4 CBUF

Name	Instance	Type	Values	Default	Documentation
EFB_MUX		Ram	0-1	0	TODO
EFB_MUX_EN		Bool	t/f	f	TODO
EXTCLKOUT_MUX_EN		Bool	t/f	f	TODO
FBIN_MUX	0-1	Ram	0-1	0	TODO
MUX0	0-1	Ram	0-1	0	TODO
MUX0_EN	0-1	Bool	t/f	f	TODO
MUX1	0-1	Ram	0-1	0	TODO
MUX1_EN	0-1	Bool	t/f	f	TODO
MUX2	0-1	Ram	0-1	0	TODO
MUX2_EN	0-1	Bool	t/f	f	TODO
MUX3	0-1	Ram	0-1	0	TODO
MUX3_EN	0-1	Bool	t/f	f	TODO
VCOPH_MUX	0-1	Ram	0-1	0	TODO
VCOPH_MUX_EN	0-1	Bool	t/f	f	TODO

#### 2.3.5 CMUXC

The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.

Name	Instance	Туре	Values	Default	Documentation
CLKPIN_INPUT	_SELECT_0	Mux	• pin0 • pin2	pin0	TODO
CLKPIN_INPUT	_SELECT_1	Mux	• pin1 • pin3	pin1	TODO
ENABLE_REGIS	TŒ-R_MODE	Mux	• enout • reg1_enout • reg2_enout • vcc	vcc	TODO
	TŒNE_POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-5	Ram	0-f	f	TODO
NCLKPIN_INPU	T <u>o</u> select_0	Mux	• npin0 • npin2	npin0	TODO
NCLKPIN_INPU	T <u>o</u> select_1	Mux	• npin1 • npin3	npin1	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	• vec • pll_ment0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_ment0	vcc	TODO
TOP_PRE_INPU	Γ_SELECT_0	Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU		Ram	00-1f	1f	TODO
TOP_PRE_INPU	Γ_SELECT_3	Ram	00-1f	1f	TODO

## **2.3.6 CMUXHG**

The two Global Horizontal CMUX drive four GCLK grids each.

Name	Instance	Type	Values	Default	Documentation
BURST_COUNT	0-3	Ram	0-7	0	TODO

Table 7 – continued from previous page

Name	Instance	Type	trom previous pag	Default	Documentation
BURST_COUNT		Mux	values	static	TODO
DONSI_COUNT	LUTIL	IVIUA	• static	static	1000
			• core_ctrl		
			Core_cur		
BURST EN	0-3	Bool	t/f	f	TODO
CLKPIN_INPUT		Mux	U1	pina	TODO
CLKPIN_INPUT	_SELECI_U	IVIUX	a mino	рша	1000
			• pina		
			• pinb		
CI IZDINI INIDIJE	OPT FOT 1	M			TODO
CLKPIN_INPUT	SELECI_I	Mux		pina	TODO
			• pina		
			• pinb		
CLKPIN_INPUT	SELECT_2	Mux		pina	TODO
			• pina		
			• pinb		
CLKPIN_INPUT	SELECT_3	Mux		pina	TODO
			• pina		
			• pinb		
CLK_SELECT_A	0-3	Ram	0-3	0	TODO
CLK_SELECT_E		Ram	0-3	0	TODO
CLK_SELECT_C		Ram	0-3	0	TODO
CLK_SELECT_D		Ram	0-3	0	TODO
ENABLE_REGIS		Mux		vcc	TODO
_			• enout		
			•		
			reg1_enout		
			•		
			reg2_enout		
			• vcc		
			- vcc		
ENABLE DECIG	TOER POWER UP	Num		1	TODO
ENABLE_KEUIS	TW-BL_POWEK_UP	INUIII	• 0-1	1	1000
			0-1		
INPUT_SELECT	0.2	Dom	00-3f	23	TODO
		Ram	00-31		
NCLKPIN_INPU	I USELECI_0	Mux		npina	TODO
			• npina		
			• npinb		
MOLIMBRY BYST	TOOTEL FIGT. 1				TODO
NCLKPIN_INPU	TOSELECT_1	Mux		npina	TODO
			• npina		
			• npinb		
NCLKPIN_INPU	TOSELECT_2	Mux		npina	TODO
			• npina		
			• npinb		
<u> </u>				1' .	les on next nage

Table 7 – continued from previous page

Name Instance	Die 7 – continued Type	Values	Default Default	Documentation
NCLKPIN_INPUTOSELECT_3	Mux	values	npina	TODO
NCLKFIN_INFOIDALLECT_5	IVIUX	• npina	Прша	1000
		• npinb		
		Пршо		
ORPHAN_PLL_INDEGT_SELECT_0	Muy		orphan_pll0	TODO
ORTHAN_FEL_IINFOT_SELECT_0	IVIUX		orphan_pho	1000
		orphan_pll(		
		orpiian_piic		
		orphan_pll3		
		orpitan_piic		
ORPHAN_PLL_INPUT_SELECT_1	Mux		orphan_pll1	TODO
	With	•	orpiuii_piii	TODO
		orphan_pll1		
		•		
		orphan_pll4		
		orpitan_pir		
ORPHAN_PLL_INDPOT_SELECT_2	Mux		orphan_pll2	TODO
		•		
		orphan_pll2		
		• •		
		orphan_pll5		
TESTSYN_ENOUTO_SELECT	Mux		core_en	TODO
		• core_en		
		•		
		pre_synenb		
DYNAMIC_CLK_SELECT	Bool	t/f	f	TODO
FEEDBACK_DRIVER_SELECT_0	Mux		in0_vcc	TODO
		• in0_vcc		
		• in1		
		• in2_vcc		
		• in3_vcc		
		• in4_vcc		
		• in5		
		• in6		
		• in7		
EEEDDAGK DDWED GELEGE (	3.6		. 0	TODO
FEEDBACK_DRIVER_SELECT_1	Mux		in0_vcc	TODO
		• in0_vcc		
		• in1		
		• in2_vcc		
		• in3_vcc		
		• in4_vcc		
		• in5 • in6		
		• in6 • in7		
		• 111/		
ORPHAN_PLL_FEEDBACK_OUT_	SBPP4ECT U	0-1	0	TODO
ORPHAN_PLL_FEEDBACK_OUT_		0-1	0	TODO
OKTHAN_TEL_TEEDBACK_UUT_	SEMPCI_I	U-1	Oontin	

Table 7 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
PLL_FEEDBACK	C_ENABLE_0	Mux	• vcc • pll_ment0	vcc	TODO
PLL_FEEDBACK	C_ENABLE_1	Mux	• vcc • pll_ment0	vcc	TODO
PLL_FEEDBACK	COUT_SELECT_0	Ram	0-1	0	TODO
PLL_FEEDBACK	COUT_SELECT_1	Ram	0-1	0	TODO

## **2.3.7 CMUXVG**

The two Global Vertical CMUX drive four GCLK grids each.

Name	Instance	Туре	Values	Default	Documentation
BURST_COUNT	0-3	Ram	0-7	0	TODO
BURST_COUNT	_ <b>073</b> RL	Mux	• static	static	TODO
			• core_ctrl		
BURST_EN	0-3	Bool	t/f	f	TODO
CLK_SELECT_A		Ram	0-3	0	TODO
CLK_SELECT_B	0-3	Ram	0-3	0	TODO
CLK_SELECT_C	0-3	Ram	0-3	0	TODO
CLK_SELECT_D	0-3	Ram	0-3	0	TODO
ENABLE_REGIS	TER_MODE	Mux	<ul><li>enout</li><li>reg1_enout</li><li>reg2_enout</li></ul>	vcc	TODO
ENABLE_REGIS	TOER_POWER_UP	Num	• vcc	1	TODO
INPUT SELECT	0-3	Ram	00-1f	1b	TODO
TESTSYN_ENOU		Mux	• core_en • pre_synenb	pre_synenb	TODO
DYNAMIC_CLK	SELECT	Bool	t/f	f	TODO
PLL_FEEDBACK		Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	C_ENABLE_2	Mux	• vcc • pll_mcnt0	vcc	TODO
PLL_FEEDBACK	_ENABLE_3	Mux	• vcc • pll_mcnt0	vcc	TODO

#### **2.3.8 CMUXHR**

The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side. Six are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documentation
CLKPIN_INPUT	_SELECT	Mux		pina	TODO
			• pina		
			• pinb		
ENABLE_REGIS	TIED I MODE	Mux		vcc	TODO
ENABLE_REGIS	IWK INODE	Mux	• enout	VCC	1000
			•		
			reg1_enout		
			•		
			reg2_enout		
			• vcc		
ENADIE DECIS	TŒR1POWER_UP	Num		1	TODO
ENABLE_REGIS	TWENT TOWER OF	INUIII	• 0-1	1	1000
INPUT_SELECT		Ram	00-1f	13	TODO
NCLKPIN_INPU	T <u>O</u> SELECT	Mux	• npina	npina	TODO
			• npinb		
			- npino		
BOT_PRE_INPU	Γ SELECT 0	Ram	00-1f	1f	TODO
BOT_PRE_INPU		Ram	00-1f	1f	TODO
BOT_PRE_INPU		Ram	00-1f	1f	TODO
BOT_PRE_INPU	Γ_SELECT_3	Ram	00-1f	1f	TODO
FEEDBACK_DR	VER_SELECT_0	Mux	• vcc	vcc	TODO
			·		
			orphan_pll_	mento()	
			•		
			orphan_pll_	mento1	
			• 1 -1 -		
			orphan_pll_	mento2	
FEEDBACK_DR	IVER_SELECT_1	Mux	• vcc	vcc	TODO
			•		
			orphan_pll_	mento0	
			•		
			orphan_pll_	mento1	
			•	_	
			orphan_pll_	mento2	
PLL_FEEDBACK	ENADIDO	Mux		Vaa.	TODO
FLL_FEEDBACK	_ENADLE_U	IVIUX	• vcc	vcc	1000
			• pll_mcnt0		
DI L EEEED L C	ENLADITE 1	3.6			TODO
PLL_FEEDBACK	_ENABLE_1	Mux	• vcc	vcc	TODO
			• pll_mcnt0		
PRE_INPUT_SEL	_	Ram	00-1f	1f	TODO
PRE_INPUT_SEL	_	Ram	00-1f	1f	TODO
PRE_INPUT_SEL		Ram	00-1f	1f	TODO
TOP_PRE_INPUT_SEL		Ram	00-1f 00-1f	1f 1f	TODO TODO
TOP_PRE_INPU		Ram Ram	00-1f 00-1f	1f 1f	TODO
TOP_PRE_INPU		Ram	00-11 00-1f	11 1f	TODO
TOP_PRE_INPU	r select 3	Ram	00-1f	-1f	TODO

#### **2.3.9 CMUXVR**

The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side. Ten are lost when touching the HPS.

Name	Instance	Туре	Values	Default	Documentation
ENABLE_REGIS	TŒR9MODE	Mux	• enout • reg1_enout • reg2_enout • vcc		TODO
ENABLE_REGIS	TŒR <u>9</u> POWER_UP	Num	• 0-1	1	TODO
INPUT_SELECT	0-19	Ram	0-f	b	TODO
PLL_FEEDBACK	_ENABLE_0	Mux	<ul><li>vcc</li><li>pll_mcnt0</li></ul>	vcc	TODO

#### 2.3.10 CTRL

The Control block gives access to a number of anciliary functions of the FPGA.

TODO: everything, GOUT/GIN/DCMUX mapping is done

#### 2.3.11 HSSI

The High speed serial interface blocks control the serializing/deserializing capabilities of the FPGA.

TODO: everything

Name	Instance	Type	Values	Default	Documentation
PCS8G_AGGREG	GATE_DSKW_CO	VTMRQ)L		write	TODO
			• write		
			• read		
PCS8G_AGGREG	GATE_DSKW_SM	_OMPNER ATION		xaui_sm	TODO
			• xaui_sm		
			• srio_sm		
PCS8G_AGGREG	GATE_PCS_DW_B	OMDANG		disable	TODO
			• disable		
	GATE_POWERDO		t/f	f	TODO
PCS8G_AGGREG	GATE_REFCLK_D	IOB_680EL_EN	t/f	f	TODO

Table 8 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
PCS8G_AGGREGATE_XAUI_SM	Mux	values	xaui_legacy_sm	TODO
PCS8G_AGGREGATE_XAGI_SM	IVIUX		xaui_legacy_siii	1000
		xaui_legacy	· cm	
		• xaui_sm	_3111	
		• disable		
		disable		
COM_PCS_PLD_IB-2HIP_EN	Bool	t/f	f	TODO
COM_PCS_PLD_IF-2HRDRSTCTRI		t/f	f	TODO
COM_PCS_PLD_IF-2HRDRSTCTRI		t/f	f	TODO
COM_PCS_PLD_IF-2TESTBUF_SEI			pcs8g	TODO
		• pcs8g		
		• pma_if		
		r		
COM_PCS_PLD_IF-2JSRMODE_SI	EIMRST		usermode	TODO
		usermode		
		• last_frz		
COM_PCS_PLD_RD_SIDE_RES_	SPACIOX		pld	TODO
		• pld	•	
		• b_hip		
		_		
COM_PCS_PLD_R0_D_SIDE_RES_S	S <b>RAC</b> ulx		pld	TODO
		• pld		
		• b_hip		
COM_PCS_PLD_P0_SIDE_RES_S	S <b>PAC</b> úbO		pld	TODO
		• pld		
		• b_hip		
COM_PCS_PLD_RILD_SIDE_RES_S	S <b>PM</b> Culx1		pld	TODO
		• pld		
		• b_hip		
COM_PCS_PLD_RILD_SIDE_RES_	SHACUX		pld	TODO
		• pld		
		• b_hip		
COM DOG DID TO THE THE	ND 472		1.1	TODO
COM_PCS_PLD_RLD_SIDE_RES_	SHALUK	1 1	pld	TODO
		• pld		
		• b_hip		
COM DCC DLD min cide pec	CD GA.		m1d	TODO
COM_PCS_PLD_PD_SIDE_RES_S	S INVLUENCE.	1.1	pld	TODO
		• pld		
		• b_hip		
COM_PCS_PLD_PIDD_SIDE_RES_S	CDG&		pld	TODO
COMI_PCS_PLD_RED_SIDE_RES_	DINULIX	• 514	più	וטטט
		<ul><li>pld</li><li>b_hip</li></ul>		
		• 0_mp		
				les on nevt nage

Table 8 – continued from previous page

	ble 8 – continued		•	
Name Instance	Туре	Values	Default	Documentation
COM_PCS_PLD_PILD_SIDE_RES_S	S IMC16x	• pld • b_hip	pld	TODO
COM_PCS_PLD_PILD_SIDE_RES_	S ING iX	• pld • b_hip	pld	TODO
COM_PCS_PLD_RILD_SIDE_RES_	SING8x	• pld • b_hip	pld	TODO
COM_PCS_PLD_RILD_SIDE_RES_	SINGER	• pld • b_hip	pld	TODO
COM_PCS_PLD_S0F2E_DATA_SRC	Mux	• pld • b_hip	pld	TODO
COM_PCS_PMA_IF2AUTO_SPEEI	_ <b>IB</b> 6N61	t/f	f	TODO
COM_PCS_PMA_IF2BLOCK_SEL	Bool	t/f	f	TODO
COM_PCS_PMA_IF2FORCE_FREC	QIDMGTR	• off • force0 • force1	off	TODO
COM_PCS_PMA_IF2G3PCS	Bool	t/f	f	TODO
COM_PCS_PMA_IF_PMA_IF_DFT		t/f	f	TODO
COM_PCS_PMA_IF2PMA_IF_DFT		0-1	0	TODO
COM_PCS_PMA_IF2PM_GEN1_2_		• cnt_32k • cnt_64k	cnt_32k	TODO
COM_PCS_PMA_IF2PPMSEL	Mux	• default • ppm_100 • ppm_125 • ppm_62_5 • ppm_200 • ppm_300 • ppm_250 • ppm_500 • ppm_1000 • ppm_other	default	TODO
COM_PCS_PMA_IF2PPM_CNT_RS	TRool	t/f	f	TODO
COM_FCS_FMA_IFZPPM_CNT_R	) ID00I	VI		10DU

Table 8 – continued from previous page

Name
COM_PCS_PMA
PCSSG_BASE_ADDR
PCS8G_BASE_ADDR
PCS8G_BASE_ADDR
PCS8G_DIGI_RX_04_2C_SYMBOL_B (Ram   000-fff   0
PCS8G_DIGI_RX_0-2_SYMBOL_BORAM   000-fff   0
PCS8G_DIGI_RX_0-2_SYMBOL_BORAM         000-fff         0         TODO           PCS8G_DIGI_RX_0-10B_DECODEMUX         • off • sgx • ibm         • off • sgx • ibm           PCS8G_DIGI_RX_0-10B_DECODEMOUTPUT_SEL         • data_8b10b • data_xaui_sm         TODO           PCS8G_DIGI_RX_0-10B_DECODEMOUTPUT_SEL         • same • other         • same • other           PCS8G_DIGI_RX_0-10B_CR_RB-DECCE_EN_Uf         • same • other         • TODO           PCS8G_DIGI_RX_0-10B_CR_RB-DECC_EN_RB-DECC_EN_Uf         • f         TODO           PCS8G_DIGI_RX_0-10B_CR_RB-DECC_EN_RB-DECC_EN_UF         • Uf         f         TODO           PCS8G_DIGI_RX_0-10B_CR_RB-DECC_EN_URG-DECC_EN_URG-DECC_EN_UF         • Uf         f         TODO           PCS8G_DIGI_RX_0-10B_CR_RB-DECC_EN_URG-DECC_EN_U
PCS8G_DIGI_RX_\$B10B_DECODERMOUTPUT_SEL  PCS8G_DIGI_RX_\$B10B_DECODERMOUTPUT_SEL  data_8b10b  data_xaui_sm  PCS8G_DIGI_RX_ABC_BLOCK_SEMux  same  same  todo  rodo  PCS8G_DIGI_RX_ABCTO_ERROR_RBB6IACE_EN  pcs8G_DIGI_RX_ABCTO_SPEED_NBGGG  PCS8G_DIGI_RX_BCS_DEC_CLOCR_GATING_EN  pcs8G_DIGI_RX_BCS_CLCCK_GATING_EN  pcs8G_DIGI_RX_GCS_CLCCK_GATING_EN  pcs8G_DIGI_RX_GCS_CLCCK_GATING_EN  pcs8G_DIGI_RX_GCS_CLCCK_GATING_EN  pcs8G_DIGI_RX_GCS_CLCCK_GATING_EN  pcs8G_DIGI_RX_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_CLCCK_GCS_C
PCS8G_DIGI_RX_0B10B_DECODERMOUTPUT_SEL  data_8b10b  data_xaui_sm  PCS8G_DIGI_RX_0AEC_BLOCK_SEMux  same other  PCS8G_DIGI_RX_0AETO_ERROR_RBBblACE_EN  PCS8G_DIGI_RX_0AETO_SPEED_NBa60  PCS8G_DIGI_RX_0BDS_DEC_CLOCR_0GATING_EN  pCS8G_DIGI_RX_0BDS_DEC_CLOCR_0FGBN  pCS8G_DIGI_RX_0BEST_CLOCK_CFGN  pCS8G_DIGI_RX_0BEST_CLOCK_CFGN  pCS8G_DIGI_RX_0BEST_CLR_FLAGB6N  pCS8G_DIGI_RX_0BEST_VER  Mux  disable  incremental
PCS8G_DIGI_RX_0BI0B_DECODERMOUTPUT_SEL  data_8b10b  data_xaui_sm  PCS8G_DIGI_RX_0AEC_BLOCK_SEMux  same other  PCS8G_DIGI_RX_0AETO_ERROR_RBBblACE_EN  PCS8G_DIGI_RX_0AETO_SPEED_NBa60  PCS8G_DIGI_RX_0AETO_SPEED_NBa60  40 bits  TODO  PCS8G_DIGI_RX_0BDS_DEC_CLOCR_0GIATING_EN  PCS8G_DIGI_RX_0BEST_CLOCK_CATIONG_EN  PCS8G_DIGI_RX_0BEST_CLOCK_CATIONG_EN  PCS8G_DIGI_RX_0BEST_CLR_FLAGB6N  PCS8G_DIGI_RX_0BEST_VER  Mux  disable  incremental
PCS8G_DIGI_RX_08B10B_DECODERMOUTPUT_SEL  data_8b10b  data_saui_sm  PCS8G_DIGI_RX_0A&C_BLOCK_SEMux  same  same  other  PCS8G_DIGI_RX_0A&TO_ERROR_RBB6JACE_EN t/f f TODO  PCS8G_DIGI_RX_0A&TO_SPEED_NBG60 40 bits 0 TODO  PCS8G_DIGI_RX_0B&S_DEC_CLOCR_0GIATING_EN t/f f TODO  PCS8G_DIGI_RX_0B&S_CLOCK_GAB6NG_EN t/f f TODO  PCS8G_DIGI_RX_0B&S_CLOCK_GAB6NG_EN t/f f TODO  PCS8G_DIGI_RX_0B&S_CLOCK_GAB6NG_EN t/f f TODO  PCS8G_DIGI_RX_0B&S_CLOCK_GAB6NG_EN t/f f TODO  PCS8G_DIGI_RX_0B&S_CLR_FLAGB6N t/f f TODO
PCS8G_DIGI_RX_0ACC_BLOCK_SEMux  PCS8G_DIGI_RX_0ACC_BLOCK_SEMux  • same • other  PCS8G_DIGI_RX_0ACC_BLOCK_SEMux  • same • other  PCS8G_DIGI_RX_0ACC_BLOCK_SEMux  • same • other  TODO  PCS8G_DIGI_RX_0ACC_BLOCK_GACC_
PCS8G_DIGI_RX_0AEC_BLOCK_SEMux  same  other  results of the temporary of t
PCS8G_DIGI_RX_0ABC_BLOCK_SEMux  same  other  results of the temporary of t
PCS8G_DIGI_RX_(AEC_BLOCK_SEMux  same same other  PCS8G_DIGI_RX_(AE)TO_ERROR_RBBblACE_EN PCS8G_DIGI_RX_(AE)TO_SPEED_NEGGO PCS8G_DIGI_RX_(AE)TO_SPEED_NEGGO PCS8G_DIGI_RX_(BEDS_DEC_CLOCEGGATING_EN t/f f TODO PCS8G_DIGI_RX_(BEST_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_(BEST_CLR_FLAGEGN t/f f TODO PCS8G_DIGI_RX_(BEST_CLR_FLAGEGN t/f f TODO PCS8G_DIGI_RX_(BEST_CLR_FLAGEGN t/f f TODO PCS8G_DIGI_RX_(BEST_VER Mux  odata_xaui_sm  todata_xaui_sm  same TODO  TODO  TODO  TODO  TODO  PCS8G_DIGI_RX_(BEST_CLOCK_GATGNG_EN t/f f TODO  PCS8G_DIGI_RX_(BEST_VER Mux  odisable oincremental
PCS8G_DIGI_RX_(AEC_BLOCK_SEMux  same same other  PCS8G_DIGI_RX_(AE)TO_ERROR_RBBblACE_EN PCS8G_DIGI_RX_(AE)TO_SPEED_NEGGO PCS8G_DIGI_RX_(AE)TO_SPEED_NEGGO PCS8G_DIGI_RX_(BEDS_DEC_CLOCEGGATING_EN t/f f TODO PCS8G_DIGI_RX_(BEST_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_(BEST_CLR_FLAGEGN t/f f TODO PCS8G_DIGI_RX_(BEST_CLR_FLAGEGN t/f f TODO PCS8G_DIGI_RX_(BEST_CLR_FLAGEGN t/f f TODO PCS8G_DIGI_RX_(BEST_VER Mux  odata_xaui_sm  todata_xaui_sm  same TODO  TODO  TODO  TODO  TODO  PCS8G_DIGI_RX_(BEST_CLOCK_GATGNG_EN t/f f TODO  PCS8G_DIGI_RX_(BEST_VER Mux  odisable oincremental
PCS8G_DIGI_RX_0ACC_BLOCK_SEMux  • same • other  PCS8G_DIGI_RX_0ACTO_ERROR_RBBAJACE_EN  PCS8G_DIGI_RX_0ACTO_SPEED_NBAGO  PCS8G_DIGI_RX_0ACTO_SPEED_NBAGO  PCS8G_DIGI_RX_0BDS_DEC_CLOCB_0GIATING_EN  PCS8G_DIGI_RX_0BCST_CLOCK_CATIONG_EN  PCS8G_DIGI_RX_0BCST_CLOCK_CATIONG_EN  PCS8G_DIGI_RX_0BCST_CLR_FLAGBON  PCS8G_DIGI_RX_0BCST_CLR_FLAGBON  PCS8G_DIGI_RX_0BCST_CLR_FLAGBON  • disable  • incremental
PCS8G_DIGI_RX_0ACC_BLOCK_SEMux  • same • other  PCS8G_DIGI_RX_0ACTO_ERROR_RBBAJACE_EN PCS8G_DIGI_RX_0ACTO_SPEED_NBAGO PCS8G_DIGI_RX_0ACTO_SPEED_NBAGO PCS8G_DIGI_RX_0BDS_DEC_CLOCK_0GIATING_EN PCS8G_DIGI_RX_0BCST_CLOCK_CATIONG_EN PCS8G_DIGI_RX_0BCST_CLOCK_CATIONG_EN PCS8G_DIGI_RX_0BCST_CLR_FLAGBON PCS8G_DIGI_RX_0BCST_CLR_FLAGBON PCS8G_DIGI_RX_0BCST_CLR_FLAGBON PCS8G_DIGI_RX_0BCST_VER Mux  • disable • incremental
PCS8G_DIGI_RX_QAP_TO_ERROR_RBBblACE_EN t/f f TODO PCS8G_DIGI_RX_QAP_TO_SPEED_NBG60 40 bits 0 TODO PCS8G_DIGI_RX_QBPS_DEC_CLOCK_QGATING_EN t/f f TODO PCS8G_DIGI_RX_QBPS_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLR_FLAGB6N t/f f TODO PCS8G_DIGI_RX_QBPST_VER Mux  • disable • incremental
PCS8G_DIGI_RX_QAP_TO_ERROR_RBBblACE_EN t/f f TODO PCS8G_DIGI_RX_QAP_TO_SPEED_NBG60 40 bits 0 TODO PCS8G_DIGI_RX_QBPS_DEC_CLOCK_QGATING_EN t/f f TODO PCS8G_DIGI_RX_QBPS_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLR_FLAGB6N t/f f TODO PCS8G_DIGI_RX_QBPST_VER Mux  • disable • incremental
PCS8G_DIGI_RX_QAP_TO_ERROR_RBBblACE_EN t/f f TODO PCS8G_DIGI_RX_QAP_TO_SPEED_NIRGO 40 bits 0 TODO PCS8G_DIGI_RX_QBPS_DEC_CLOCK_QGATING_EN t/f f TODO PCS8G_DIGI_RX_QBPS_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLOCK_GATGNG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLR_FLAGBEN t/f f TODO PCS8G_DIGI_RX_QBPST_VER Mux  • disable • incremental
PCS8G_DIGI_RX_0A2/TO_ERROR_RBBblACE_EN t/f f TODO PCS8G_DIGI_RX_0A2/TO_SPEED_NBG60 40 bits 0 TODO PCS8G_DIGI_RX_0B2S_DEC_CLOCK_0GATING_EN t/f f TODO PCS8G_DIGI_RX_0B2ST_CLOCK_CABONG_EN t/f f TODO PCS8G_DIGI_RX_0B2ST_CLR_FLAGB6N t/f f TODO PCS8G_DIGI_RX_0B2ST_CLR_FLAGB6N t/f f TODO PCS8G_DIGI_RX_0B2ST_VER Mux disable  • disable • incremental
PCS8G_DIGI_RX_QAP_TO_SPEED_NBGG0 40 bits 0 TODO PCS8G_DIGI_RX_QBPS_DEC_CLOCK_QGIATING_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLOCK_GAPQNOG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLR_FLAGB6N t/f f TODO PCS8G_DIGI_RX_QBPST_VER Mux disable • disable • incremental
PCS8G_DIGI_RX_QAP_TO_SPEED_NBGG0 40 bits 0 TODO PCS8G_DIGI_RX_QBPS_DEC_CLOCK_QGIATING_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLOCK_GAPQNOG_EN t/f f TODO PCS8G_DIGI_RX_QBPST_CLR_FLAGB6N t/f f TODO PCS8G_DIGI_RX_QBPST_VER Mux disable • disable • incremental
PCS8G_DIGI_RX_BBDS_DEC_CLOCK_oGATING_EN t/f f TODO PCS8G_DIGI_RX_BBST_CLOCK_GATIONG_EN t/f f TODO PCS8G_DIGI_RX_BBST_CLR_FLAGBEN t/f f TODO PCS8G_DIGI_RX_BBST_VER Mux  • disable • incremental
PCS8G_DIGI_RX_BEST_CLR_FLAGB6N t/f f TODO  PCS8G_DIGI_RX_BEST_VER Mux  • disable  • incremental
PCS8G_DIGI_RX_BPST_VER Mux  • disable  incremental
• disable • incremental
incremental
• cinat
- Cjpaι
• crpat
PCS8G_DIGI_RX_0B2T_REVERSAL_BEXXVI t/f f TODO
PCS8G_DIGI_RX_0B2/TEORDER_CLIB060K_GATING_EN/f f TODO
PCS8G_DIGI_RX_0B2/TE_DESERIAIMIDER disable TODO
• disable
• bds_by_2
bds_by_2_det
bds_by_2_det  PCS8G_DIGI_RX_BYTE_ORDER Ram 23 bits 0 TODO
PCS8G_DIGI_RX_BYTE_ORDER Ram 23 bits 0 TODO

Table 8 – continued from previous page

Name			Values	Default	Documentation
	Instance	Туре	values		
PCS8G_DIGI_RX	\$_@=Z.K.1	Mux	11 1	clk1	TODO
			• clk1		
			• tx_pma		
			• agg		
			•		
			agg_top_or_	_bottom	
PCS8G_DIGI_RX	K_ <b>Q</b> - <b>E</b> K2	Mux		rcvd_clk	TODO
			<ul><li>rcvd_clk</li></ul>		
			• tx_pma		
			•		
			refclk_dig2		
	<u> </u>		t/f	f	TODO
PCS8G_DIGI_RX	K_ODESKEW	Mux		disable	TODO
			<ul> <li>disable</li> </ul>		
			• xaui		
			• srio_v2p1		
PCS8G_DIGI_RX	C_ODESKEW_PROC	_ <b>IBA</b> a1_ONLY_EN	t/f	f	TODO
PCS8G_DIGI_RX	C_ODESKEW_RDCI	LBE_oGATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	C_ODW_DESKEW_	W <b>R</b> 66LK_GATING	EN	f	TODO
PCS8G_DIGI_RX	C_ODW_PC_WRCLI	K_RGATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	C_ODW_RM_RDCL	K <u>B</u> G∕AITING_EN	t/f	f	TODO
PCS8G_DIGI_RX	C_ODW_RM_WRCL	KB66ATING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(D) W_WA_CLOC	K <u>B</u> GAITING_EN	t/f	f	TODO
PCS8G_DIGI_RX	(EDDLE_CLOCK	CBANDING_EN	t/f	f	TODO
PCS8G DIGI RX	(JEDDLE_EIOS_EI	N Bool	t/f	f	TODO
	CEEDLE ENTRY		t/f	f	TODO
	 K_OEDDLE_ENTRY_		t/f	f	TODO
	(JERR_FLAGS_SE			flags_8b10b	TODO
			•		
			flags_8b10b	•	
			• flags_wa		
PCS8G DIGI RX	<b>₹_0}2</b> VALID_CODE	BOM ONLY E	N t/f	f	TODO
	(PAD EDB ERRO			edb	TODO
			• edb		
			• pad		
			•		
			edb_dynam	l ic	
			cao_aj nam	-	
PCS8G DIGI RY	(	OBBAICK EN	t/f	f	TODO
	CP2FIFO_RST_PI		t/f	f	TODO
	COPOS_BYPASS_E		t/f	f	TODO
			t/f	f	TODO
PCS8G_DIGI_R	K_ <b>0P-0</b> _RDCLK_GA	1 10001 EN	t/f	f	TODO

Table 8 – continued from previous page

Nama		ole 8 – continued		0	Desumentation
	Instance	Туре	Values	Default	Documentation
PCS8G_DIGI_RX_	(PEIASE_COMPE	NISMAXTON_FIFO		normal_latency	TODO
			•		
			normal_late	ncy	
			•		
			pid_ctrl_no	rmal_latency	
			•		
			low_latency	<i>(</i>	
			•		
			pid_ctrl_lov	v_latency	
			•		
			register_fife	•	
PCS8G_DIGI_RX_		Bool	t/f	f	TODO
PCS8G_DIGI_RX_			t/f	f	TODO
PCS8G_DIGI_RX_			t/f	f	TODO
PCS8G_DIGI_RX_	(P-MA_DW	Num		8	TODO
			• 8		
			• 10		
			• 16		
			• 20		
PCS8G_DIGI_RX_			t/f	f	TODO
PCS8G_DIGI_RX_	OPOLINV_8B10B	<b>_B6</b> 61_EN	t/f	f	TODO
PCS8G_DIGI_RX_	(P-RBS_CLOCK_C	GANTENG_EN	t/f	f	TODO
PCS8G_DIGI_RX_	OPRBS_CLR_FLA	(B <u>o</u> EdN	t/f	f	TODO
PCS8G_DIGI_RX	(P-RBS_VER	Mux		disable	TODO
			<ul> <li>disable</li> </ul>		
			•		
			prbs_7_dw_	8_10	
			•		
			prbs_23_dv	v_hf_sw	
			•		
			prbs_7_sw_	hf_dw_lf_sw	
			•		
			prbs_lf_dw	_mf_sw	
			• -		
			prbs_23_sw	_mf_dw	
			• prbs_15		
			• prbs_31		
PCS8G_DIGI_RX_	(R2ATHER_MATC	HRam	68 bits	0	TODO
PCS8G_DIGI_RX_	(RCVD_CLK	Mux		rcvd_clk	TODO
			<ul> <li>rcvd_clk</li> </ul>		
			• tx_pma		
PCS8G_DIGI_RX_	(RD_CLK	Mux		rx_clk	TODO
_			• rx_clk		
			• pld		
			_		
PCS8G_DIGI_RX_	OREFCLK_SEL_E	NBool	t/f	f	TODO
					ioo on novt nogo

Table 8 – continued from previous page

PCSSG_DIGI_RX_0PE_BO_ON_WA_BNo.			ole 8 – continued		•	_
PCSSG_DIGI_RX_GWD_LENGTH_CHHEGK			Туре	Values	Default	Documentation
PCSSG_DIGI_RX_GNV_PC_WRCLK_BEATING_EN_UT						
PCSSG_DIGI_RX_GNV_RM_RDCLK_BANTING_EN					0	
PCSSG_DIGI_RX_GSW_RM_RDCLE_KBGATING_EN_Uff f TODO PCSSG_DIGI_RX_GSW_RM_WRCLkBGATING_EN_Uff f TODO PCSSG_DIGI_RX_GSW_RMSOL_SWAP_B6b0 Uf f TODO PCSSG_DIGI_RX_GST_BUS_SEL Mux  - prbs_bist - tx - tx_ctrl_plane - wa - desskew - rm - rx_ctrl - pcie_ctrl - pcie_ctrl - pcie_ctrl - pcie_ctrl - pcssG_DIGI_RX_GVALID_MASK_ENGOL Uff f TODO  PCSSG_DIGI_RX_GVA_BOUNDARY_MGCK  - auto_align_pld_ctrlTODO  auto_align_pld_ctrlTODO  auto_align_pld_ctrlTODO  pcssG_DIGI_RX_GVA_CLK_SLIP_SRAGING 000-3ff 0 TODO PCSSG_DIGI_RX_GVA_CLOCK_GA_BING_EN_Uff f TODO PCSSG_DIGI_RX_GVA_CLOCK_GA_BING_EN_Uff f TODO PCSSG_DIGI_RX_GVA_DET_LATE_NMS_SYNC_STATUS - delayed - immediate  PCSSG_DIGI_RX_GVA_DISP_ERR_FRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_DISP_ERR_FRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_DLSP_ERR_FRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_SUNC_SN_GRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_SUNC_SN_GRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_SN_CSN_GRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_SN_CSN_GRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_SN_CSN_GRAGE_EN_Uff f TODO PCSSG_DIGI_RX_GVA_SN_CSN_GRAGE_EN_Uff f TODO	PCS8G_DIGI_RX_@ST	W_DESKEW_\	V <b>R</b> 66JK_GATING_	EtNf	f	TODO
PCSSG_DIGI_RX_GWA_RM_WRCLKBGMTING_EN	PCS8G_DIGI_RX_(\$\frac{1}{2}\)	W_PC_WRCLK	_KONTING_EN	t/f	f	TODO
PCSSG_DIGI_RX_OVALID_MASK_ENGOL	PCS8G_DIGI_RX_(\$\frac{1}{2}\)	W_RM_RDCLK	K. K. B. B. ATTING_EN	t/f	f	TODO
PCSSG_DIGI_RX_OVALID_MASK_ENGOL	PCS8G_DIGI_RX_(\$\frac{1}{2}\)	W_RM_WRCL	KB6¢ATING_EN	t/f	f	TODO
PCSSG_DIGI_RX_OVA_ID_NASK_ENGOL Uf f TODO PCSSG_DIGI_RX_OVA_BOUNDARY_MOCK  PCSSG_DIGI_RX_OVA_BOUNDARY_MOCK  PCSSG_DIGI_RX_OVA_BOUNDARY_MOCK  auto_align_pld_ctrl sync_sm deterministic_latency bit_slip  PCSSG_DIGI_RX_OVA_CLK_SLIP_SRAGING 000-3ff 0 TODO PCSSG_DIGI_RX_OVA_CLCK_GAIBNG_EN Uf f TODO PCSSG_DIGI_RX_OVA_DET_LATE_NOM_SYNC_STATUS delayed immediate  PCSSG_DIGI_RX_OVA_DISP_ERR_FBAG_EN Uf f TODO PCSSG_DIGI_RX_OVA_CLCHAR_EN Bool Uf f TODO PCSSG_DIGI_RX_OVA_KCHAR_EN Bool Uf f TODO PCSSG_DIGI_RX_OVA_KCHAR_EN Bool Uf f TODO PCSSG_DIGI_RX_OVA_PD Ram 43 bits 0 TODO PCSSG_DIGI_RX_OVA_PD Ram 43 bits 0 TODO PCSSG_DIGI_RX_OVA_PD_CONTROLLED  PCSSG_DIGI_RX_OVA_PD_CONTROLLED  PCSSG_DIGI_RX_OVA_SYNC_SM_CRIRE.  PCSSG_DIGI_RX_OVA_SYNC_SM_CRIRE.  38 bits 0 TODO  TODO  TODO	PCS8G_DIGI_RX_(\$\frac{1}{2}\)	YMBOL_SWAP	<b>_IB</b> 061	t/f	f	TODO
PCSSG_DIGI_RX_OVA_DET_LATENMMixSYNC_STATUS delayed immediate  PCSSG_DIGI_RX_OVA_DISP_ERR_FBAG_EN  PCSSG_DIGI_RX_OVA_DISP_ERR_FBAG_EN  PCSSG_DIGI_RX_OVA_NA_DISP_ERR_FBAG_EN  PCSSG_DIGI_RX_OVA_CONTROLLED  PCSSG_DIGI_RX_OVA_SYNC_SM_CRIRE  PCSSG_DIGI_RX_OVA_SYNC_SM_CRIRE	PCS8G_DIGI_RX_0FI	EST_BUS_SEL	Mux		prbs_bist	TODO
PCS8G_DIGI_RX_0W2A_CLK_SLIP_SRAGIING 000-3ff 0 TODO PCS8G_DIGI_RX_0W2A_CLOCK_GATBNG_EN t/f f TODO PCS8G_DIGI_RX_0W2A_DET_LATE_NOMX_SYNC_STATUS  • delayed • immediate  PCS8G_DIGI_RX_0W2A_DISP_ERR_FBANG_EN t/f f TODO PCS8G_DIGI_RX_0W2A_KCHAR_EN Bool t/f f TODO PCS8G_DIGI_RX_0W2A_PD Ram 43 bits 0 TODO PCS8G_DIGI_RX_0W2A_PLD_CONTRODE_ED  • level_sensitive • pid_ctrl_sw • rising_edge_sensitive  PCS8G_DIGI_RX_0W2A_SYNC_SM_CRENDL 38 bits 0 TODO	PCS8G_DIGI_RX_0V2	<b>&amp;</b> LID_MASK_E	E <b>lß</b> ool	tx  tx_ctrl_plan  wa deskew rm rx_ctrl pcie_ctrl rx_ctrl_plan agg  t/f  auto_align_ sync_sm deterministi	e  f auto_align_pld_ct pld_ctrl	TODO
PCS8G_DIGI_RX_0W2A_CLOCK_GATBNG_EN	DCSSC DICI DV AV	M CIV SIID	CDAGING	-	0	TODO
PCS8G_DIGI_RX_0W2A_DET_LATE NMM_SYNC_STATUS  • delayed  • immediate  PCS8G_DIGI_RX_0W2A_DISP_ERR_FB.AG_EN						
PCS8G_DIGI_RX_0W2A_DISP_ERR_FBAG_EN t/f f TODO PCS8G_DIGI_RX_0W2A_KCHAR_EN Bool t/f f TODO PCS8G_DIGI_RX_0W2A_PD Ram 43 bits 0 TODO PCS8G_DIGI_RX_0W2A_PLD_CONTROLLED level_sensitive			_			
PCS8G_DIGI_RX_0W2A_KCHAR_EN Bool t/f f TODO PCS8G_DIGI_RX_0W2A_PD Ram 43 bits 0 TODO  PCS8G_DIGI_RX_0W2A_PLD_CONTRWHILED level_sensitive    level_sensitive     pid_ctrl_sw     rising_edge_sensitive     PCS8G_DIGI_RX_0W2A_SYNC_SM_CRIMIC 38 bits 0 TODO				• delayed • immediate	•	
PCS8G_DIGI_RX_0W2A_PD Ram 43 bits 0 TODO  PCS8G_DIGI_RX_0W2A_PLD_CONTRWHLLED level_sensitive  level_sensitive  pid_ctrl_sw  rising_edge_sensitive  PCS8G_DIGI_RX_0W2A_SYNC_SM_CRIML 38 bits 0 TODO					f	
PCS8G_DIGI_RX_0WA_PLD_CONTRMILLED  level_sensitive  level_sensitive  pid_ctrl_sw  rising_edge_sensitive  PCS8G_DIGI_RX_0WA_SYNC_SM_CRINL 38 bits 0 TODO			Bool		f	
level_sensitive  pid_ctrl_sw  rising_edge_sensitive  PCS8G_DIGI_RX_0WA_SYNC_SM_CRRNL 38 bits 0 TODO	PCS8G_DIGI_RX_0W	2A_PD	Ram	43 bits	0	TODO
pid_ctrl_sw rising_edge_sensitive  PCS8G_DIGI_RX_0WA_SYNC_SM_CRRNL 38 bits 0 TODO	PCS8G_DIGI_RX_0W	2A_PLD_CONT	RMALED		level_sensitive	TODO
				pid_ctrl_sw rising_edge	_sensitive	
continues on port page	PCS8G_DIGI_RX_0W	2A_SYNC_SM_	CRIMIL	38 bits		

Table 8 – continued from previous page

	inued from previous pag		Desimantation
Name Instance Type	Values	Default	Documentation
PCS8G_DIGI_RX_0W2R_CLK Mux		rx_clk2	TODO
	• rx_clk2		
	•		
	txfifo_rd_clk		
PCS8G_DIGI_TX_ <b>@-B</b> 10B_DISP_C <b>TRM</b> ux		off	TODO
	• off		
	• on_ib		
	• on		
PCS8G_DIGI_TX_ <b>@B</b> 10B_ENCOD <b>ER</b> Mux		off	TODO
	• off		
	• ibm		
	• sgx		
PCS8G_DIGI_TX_ <b>\&amp;B</b> 10B_ENCOD <b>ERMIN</b> PUT		xaui_sm	TODO
	• xaui_sm		
	•		
	normal_data	_path	
	•	-	
	gige_idle_co	nversion	
PCS8G DIGI TX (ACC BLOCK SEMux		same	TODO
	• same		
	• other		
PCS8G_DIGI_TX_0B2ST_CLOCK_GATGGIEN	t/f	f	TODO
PCS8G_DIGI_TX_@BEST_GEN Mux		disable	TODO
	• disable		
	•		
	incremental		
	• cjpat		
	• crpat		
	Cipat		
PCS8G_DIGI_TX_BETSLIP_EN Bool	t/f	f	TODO
PCS8G_DIGI_TX_BET_REVERSAL_Bool	t/f	f	TODO
PCS8G_DIGI_TX_BS_CLOCK_GATBdoN		f	TODO
PCS8G_DIGI_TX_BYPASS_PIPELINBOREG_EN		f	TODO
PCS8G DIGI TX BYTE SERIALIZEROEN		f	TODO
PCS8G_DIGI_TX_GC2_DISPARITY_EDiol	t/f	f	TODO
PCS8G_DIGI_TX_@ED_PATTERN Ram	000-1ff	0	TODO
PCS8G_DIGI_TX_@BYNAMIC_CLOCKodWITCI		f	TODO
PCS8G DIGI TX #4FORD CLOCK KOATE EN	_	f	TODO
PCS8G_DIGI_TX_F4FOWR_CLOCK_BGAITE_EN		f	TODO
PCS8G_DIGI_TX_FQRCE_ECHAR_BNol	t/f	f	TODO
PCS8G_DIGI_TX_#QRCE_ECHAR_Bbbl	t/f	f	TODO
PCS8G_DIGI_TX_0G2_FREQUENCYM6GALING		off	TODO
1 C300_DIOI_IA_W2_FREQUENCII MMCALINO	• off	OH	1000
	• on		
			ntinues on next nage

Table 8 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
PCS8G_DIGI_TX		Bool	t/f	f	TODO
PCS8G_DIGI_TX	_ <b>P</b> 2FIFO_URST_	E <b>lB</b> ool	t/f	f	TODO
PCS8G_DIGI_TX	_ <b>0P:2</b> S_BYPASS_E	NBool	t/f	f	TODO
PCS8G_DIGI_TX	<b>_Ф∄</b> ASE_COMPE	NSIATION_FIFO	normal_late		TODO
			low_latency  pid_ctrl_lov  pid_ctrl_lov  register_fife	v_latency	
PCS8G_DIGI_TX	CPAFIFO_REFCL	K <u>M</u> Bi <u>x</u> SEL	<ul><li>refclk</li><li>tx_pma</li></ul>	refclk	TODO
PCS8G_DIGI_TX	CPEIFIFO_WRITE	_OluK_SEL	• pld • tx_clk	pld	TODO
PCS8G_DIGI_TX	_ <b>P</b> -2ANE_BONDI	N <b>B</b> oOOMP_EN	t/f	f	TODO
PCS8G_DIGI_TX	(_ <b>P-2</b> -ANE_BONDI	N <b>W</b> <u>L</u> GONSUMPTIO	on individual bundled_ma slave_above slave_below		TODO
PCS8G_DIGI_TX	(P2ANE_BONDI	N <mark>o/</mark> L©ONSUMPTIO	o individual bundled_ma slave_above slave_below		TODO
PCS8G_DIGI_TX	_ <b>(P</b> -12ANE_BONDI	N <b>B</b> oMASTER	t/f	f	TODO
PCS8G_DIGI_TX		Num	• 8 • 10 • 16 • 20	8 f	TODO
I COOU_DIGI_I	_#-\DAKIII_IIVV	EINOULOIN_EIN	U1		TODO

Table 8 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
	_PRBS_CLOCK_(		t/f	f	TODO
PCS8G_DIGI_TX		Mux	U1	disable	TODO
rcsog_Didi_17	L_W-KEDS_GEN	IVIUX	• disable	uisable	1000
			• disable		
			mula 7 des	0 10	
			prbs_7_dw_	_8_10	
				. 1.6	
			prbs_23_dw	/_ni_sw	
			muha 7 avv	he does le cons	
			pros_/_sw_	hf_dw_lf_sw	
			make 1f dry	maf arri	
			prbs_lf_dw_	_IIII_SW	
			mulha 22 av	me du	
			prbs_23_sw • prbs_15	_IIII_uw	
			• prbs_31		
DC68C DIGI TV	(S-YMBOL SWAF	D IDEALS1	t/f	f	TODO
	G-XCLK FREER	_	t/f	f	TODO
	_CFXPCS_URST_E		t/f	f	TODO
PCS8G_MDIO_D		Bool	t/f	f	TODO
PCS8G_MDIO_D		Bool	t/f	f	TODO
	TB_TOP_DESERIA	_	t/f	f	TODO
PCS8G_PIPE_IN	TB_TOP_ERROR_	RMHIXACE_PAD		edb	TODO
			• edb		
			• pad		
DCCOC DIDE IN	TO TOO IND EDI	OND *DEDODTING	A I C	£	TODO
	TB_TOP_IND_ERI	_		f	TODO
	TB_TOP_PHYSTA			f	TODO
	TB-TOP_RPRE_E		30 bits	0	TODO
	TB-TOP_RVOD_S	_	30 bits	0	TODO
	TB-TOP_RXDETE		t/f	f	TODO
	TB_TOP_RX_PIPE		t/f	f	TODO
	TB_TOP_TXSWIN	_	t/f	f	TODO
	TB-TOP_TX_PIPE		t/f	f	TODO
	IOQLATION_EN	Bool	t/f	f	TODO
	ΓΒ-2TOP_ELECIDI		0-7	0	TODO
	Г <b>В-2</b> ГОР_РНҮ_STA		0-7	0	TODO
	U <b>0:72_</b> BROADCAS'		t/f	f	TODO
PLD_PCS_IF_BA		Ram	000-7ff		TODO
PLD_PCS_MDIO		Bool	t/f	f	TODO
	_ <b>DE</b> S_FORCE_EN		t/f	f	TODO
	RO_ISOLATION_E		t/f	f	TODO
PMA_PCS_DEFA	WLT_BROADCAS	TBEM	t/f	f	TODO
PMA_PCS_IF_B	ASDE2_ADDR	Ram	000-7ff		TODO
PMA_PCS_MDIG	O_ODAS_CVP_EN	Bool	t/f	f	TODO
PMA_PCS_MDIG	O_ODAS_FORCE_EN	l Bool	t/f	f	TODO
	ER-2ISOLATION_E		t/f	f	TODO
					ac on poyt page

Table 8 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RX_PCS_PLD_II	PCS_SIDE_BLO	C <b>M</b> u&EL	• default • pcs8g	default	TODO
RX_PCS_PLD_S	IDDE2_DATA_SRC	Mux	• pld • b_hip	pld	TODO
RX_PCS_PMA_I	F0-2	Mux	• default • pcs8g	default	TODO
RX_PCS_PMA_I	F <u>O</u> CLKSLIP_SEL	Mux	• pld • slip_pcs8g	pld	TODO
TX_PCS_PLD_S	DE2DATA_SRC	Mux	• pld • b_hip	pld	TODO
TX_PCS_PMA_I	F_0B2LOCK_SEL	Mux	• default • pcs8g	default	TODO

# 2.3.12 HIP

The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
BIST_MEMORY	_SETTINGS_DATA	A Ram	75 bits	0	TODO
BRIDGE_66MHZ	CAP	Bool	t/f	f	TODO
BR_RCB		Mux		ro	TODO
			• ro		
			• rw		
BYPASS_CDC		Bool	t/f	f	TODO
BYPASS_CLK_S	WITCH	Bool	t/f	f	TODO
BYPASS_TL		Bool	t/f	f	TODO
CDC_CLK_RELA	ATION	Mux		plesiochronous	TODO
			•		
			plesiochron	ous	
			•		
			mesochrono	us	
CDC_DUMMY_1	NSERT_LIMIT_D	ATA m	0-f	0	TODO

Table 9 – continued from previous page

Name Instance		Values	Default	Documentation
	Туре	values		
CORE_CLK_DISABLE_CLK_SV	VII CAMUX		core_clk_out	TODO
		11-		
		core_clk_	Out	
		• pld_clk		
CODE CLY DIVIDED	Norm		4	TODO
CORE_CLK_DIVIDER	Num	• 1-2	4	1000
		• 4		
		• 8		
		• 16		
		10		
CORE_CLK_OUT_SEL	Mux		div_1	TODO
CORE_CER_OUT_SEE	IVIUX	• div_1	uiv_i	TODO
		• div_1		
		" uiv_2		
CORE_CLK_SEL	Mux		core_clk_out	TODO
	IVIUA	•	COIO_OIK_Out	
		core_clk_	out	
		• pld_clk		
		pia_em		
CORE_CLK_SOURCE	Mux		pll fixed clk	TODO
		•	F	
		pll_fixed_	clk	
		•	T	
		core_clk_	in	
		• pclk_in		
		1 -		
CVP_CLK_RESET	Bool	t/f	f	TODO
CVP_DATA_COMPRESSED	Bool	t/f	f	TODO
CVP_DATA_ENCRYPTED	Bool	t/f	f	TODO
CVP_ISOLATION	Bool	t/f	f	TODO
CVP_MODE_RESET	Bool	t/f	f	TODO
CVP_RATE_SEL	Mux		full_rate	TODO
		• full_rate		
		• half_rate		
DEVICE_NUMBER_DATA	Ram	00-1f	0	TODO
DEVSELTIM	Mux		fast_devsel_dec	odin <b>ig</b> ODO
		•		
		fast_devse	el_decoding	
		•		
		medium_c	devsel_decoding	
		•		
		slow_devs	sel_decoding	
DISABLE_AUTO_CRS	Bool	t/f	f	TODO
DISABLE_CLK_SWITCH	Bool	t/f	f	TODO
DISABLE_LINK_X2_SUPPORT	Bool	t/f	f	TODO
DISABLE_TAG_CHECK	Bool	t/f	f	TODO
EI_DELAY_POWERDOWN_COU	∪ <b>N</b> T <u>R</u> EDDATA	00-ff	0	TODO

Table 9 – continued from previous page

Name	Instance	Type	d from previous pa  Values	ge Default	Documentation
	TER_HALF_RATE		t/f	f	TODO
ENABLE_CH01_		Mux	• pclk_ch0 • pclk_ch1	pclk_ch0	TODO
ENABLE_CH0_I	CLK_OUT	Mux	pclk_centra	pclk_central	TODO
	UFFER_CHECKIN	GBool	t/f	f	TODO
ENABLE_RX_R	EORDERING	Bool	t/f	f	TODO
FASTB2BCAP		Bool	t/f	f	TODO
FC_INIT_TIMER		Ram	000-7ff	0	TODO
	L_TIMEOUT_CO		00-ff	0	TODO
FLOW_CONTRO	L_UPDATE_COU	N <b>TR</b> aĐATA	00-1f	0	TODO
GEN12_LANE_F	ATE_MODE	Mux	• gen1 • gen1_gen2	gen1	TODO
HARD_RESET_1	BYPASS	Bool	t/f	f	TODO
IEI_ENABLE_SE		Mux	gen2_infei_ gen2_infei_	gen1_infei gen1_infei_sd infsd_gen1_infei_s infsd_gen1_infei_i	nfsd
JTAG_ID_DATA		Ram	128 bits	0	TODO
L01_ENTRY_LA	TENCY_DATA	Ram	00-1f	0	TODO
LANE_MASK		Mux	• x8 • x1 • x2 • x4	x8	TODO
LATTIM_RO_DA	TA	Ram	00-7f	0	TODO
MDIO_CB_OPB		Bool	t/f	f	TODO
MEMWRINV		Mux	• ro • rw	ro	TODO
	· ·				ies on nevt nage

Table 9 – continued from previous page

Name Ir	nstance	Type	Values	Default	Documentation
MILLISECOND_CY			20 bits	0	TODO
MULTI_FUNCTION		Num		1	TODO
			• 1-8		
NATIONAL_INST_T	THRU_ENHAN	C <b>B</b> ool	t/f	f	TODO
PCIE_MODE		Mux		ep_native	TODO
			<ul><li>ep_native</li></ul>		
			<ul><li>ep_legacy</li></ul>		
			• rp		
			• sw_up		
			• sw_dn		
			• bridge		
			ovvitah maa		
			switch_mod	e	
			shared mod	e	
			snared_mod		
PCIE_SPEC_1P0_C0	OMPLIANCE	Mux		spec_1p0a	TODO
			•	or r	
			spec_1p0a		
			• spec_1p1		
PCLK_OUT_SEL		Mux		core_clk_en	TODO
			•		
			core_clk_en		
			• pclk_out		
DIDENT DEDUC C	DI	D = =1	4/5	r	TODO
PIPEX1_DEBUG_SI PLNIOTRI GATE	EL	Bool Bool	t/f t/f	f	TODO
PORT_LINK_NUMI	DED DATA	Ram	00-ff	0	TODO
REGISTER_PIPE_S		Bool	t/f	f	TODO
RETRY_BUFFER_L			00-ff	0	TODO
RETRY BUFFER M			0000-ffff	0	TODO
RSTCTRL_1MS_CC			20 bits	0	TODO
RSTCTRL_1US_CO			20 bits	0	TODO
RSTCTRL_ALTPE2		_	t/f	f	TODO
RSTCTRL_ALTPE2		Bool	t/f	f	TODO
RSTCTRL_ALTPE2		Bool	t/f	f	TODO
RSTCTRL_DEBUG		Bool	t/f	f	TODO
RSTCTRL_FORCE			t/f	f	TODO

Table 9 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RSTCTRL_FREF		Mux		disabled	TODO
_			<ul> <li>disabled</li> </ul>		
			• ch0_sel		
			• ch1_sel		
			• ch2_sel		
			• ch3_sel		
			• ch4_sel		
			• ch5_sel		
			• ch6_sel		
			• ch7_sel		
			• ch8_sel		
			• ch9_sel		
			• ch10_sel		
			• ch11_sel		
			_		
RSTCTRL_HAR	D_BLOCK_ENABI	L <b>B</b> Mux		hard_rst_ctl	TODO
			•		
			hard_rst_ctl		
			•		
			pld_rst_ctl		
RSTCTRL_HIP_	EP	Mux		hip_not_ep	TODO
			•		
			hip_not_ep		
			• hip_ep		
RSTCTRL_LTSS	M DICADI E	Bool	t/f	f	TODO
	M_DISABLE K_TX_PLL_LOCK		V1	disabled	TODO
KSICIKL_MAS	K_IA_PLL_LOCK		• disabled	disabled	1000
			• ch1_sel		
			• ch4_sel		
			C114_SC1		
			ch4_10_sel		
			C114_10_8C1		
RSTCTRL OFF	CAL_DONE_SELI	E <b>O</b> VTux		disabled	TODO
	2 01,2_022.	_ <del>-</del>	<ul> <li>disabled</li> </ul>		
			• ch0_out		
			• ch01_out		
			•		
			ch0123_out		
			•		
			ch0123_567	78_out	

Table 9 – continued from previous page

Name Ins	stance	ole 9 – continued	Values	Default Default	Documentation
RSTCTRL_OFF_CAL		Type	values	disabled	TODO
KSTCTRL_OTT_CAL	L_EN_SEEEC I	IVIUX	<ul> <li>disabled</li> <li>ch0_out</li> <li>ch01_out</li> <li>ch0123_out</li> <li>ch0123_567</li> </ul>		ТОВО
RSTCTRL_PERSTN_	SELECT	Mux	• perstn_pin • perstn_pld	perstn_pin	TODO
RSTCTRL_PERST_E	ENABLE	Mux	• level • neg_edge	level	TODO
RSTCTRL_PLD_CLR	2	Bool	t/f	f	TODO
RSTCTRL_RX_PCS_		Bool	t/f	f	TODO
RSTCTRL_RX_PCS_			<ul> <li>disabled</li> <li>ch0_out</li> <li>ch01_out</li> <li>ch0123_out</li> <li>ch01234567</li> </ul>	78_out 78_10_out	TODO
RSTCTRL_RX_PLL_	FREQ_LOCK_	SMILECT	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_567 • ch0123_phs • ch01_phs_se	78_phs_sel 3_sel el	TODO

Table 9 – continued from previous page

	ble 9 – continued	Values	Default	Documentation
	Type	values		Documentation
RSTCTRL_RX_PLL_LOCK_SELEC	L IIVIUX	• disabled • ch0_sel • ch01_sel • ch0123_sel • ch0123_567	disabled 78_sel	TODO
RSTCTRL_RX_PMA_RSTB_CMU_	SMIDECT	• disabled • ch1cmu_sel • ch4cmu_sel • ch4_10cmu		TODO
RSTCTRL_RX_PMA_RSTB_INV	Bool	t/f	f	TODO
RSTCTRL_RX_PMA_RSTB_SELE	CMux	• disabled • ch0_out • ch01_out • ch0123_out • ch01234567	78_out	TODO
RSTCTRL_TIMER_A_TYPE	Mux	<ul> <li>disabled</li> <li>milli_secs</li> <li>micro_secs</li> <li>fref_cycles</li> </ul>	disabled	TODO
RSTCTRL_TIMER_A_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_B_VALUE	Mux	disabled     milli_secs     micro_secs     fref_cycles	disabled	TODO
RSTCTRL_TIMER_B_VALUE	Ram	00-ff	0	TODO

Table 9 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TIMER_C_TYPE	Mux	<ul> <li>disabled</li> <li>milli_secs</li> <li>micro_secs</li> <li>fref_cycles</li> </ul>	disabled	TODO
RSTCTRL_TIMER_C_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_D_TYPE	Mux	<ul> <li>disabled</li> <li>milli_secs</li> <li>micro_secs</li> <li>fref_cycles</li> </ul>	disabled	TODO
RSTCTRL_TIMER_D_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_E_TYPE	Mux	<ul><li>disabled</li><li>milli_secs</li><li>micro_secs</li><li>fref_cycles</li></ul>	disabled	TODO
RSTCTRL_TIMER_E_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_F_TYPE	Mux	<ul> <li>disabled</li> <li>milli_secs</li> <li>micro_secs</li> <li>fref_cycles</li> </ul>	disabled	TODO
RSTCTRL_TIMER_F_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_G_TYPE	Mux	<ul><li>disabled</li><li>milli_secs</li><li>micro_secs</li><li>fref_cycles</li></ul>	disabled	TODO
RSTCTRL_TIMER_G_VALUE	Ram	00-ff	0	TODO

Table 9 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TIMER_H_TYPE	Mux		disabled	TODO
		<ul> <li>disabled</li> </ul>		
		<ul> <li>milli_secs</li> </ul>		
		•		
		micro_secs		
		•		
		fref_cycles		
RSTCTRL_TIMER_H_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_I_TYPE	Mux		disabled	TODO
		• disabled		
		• milli_secs		
		• .		
		micro_secs		
		fref_cycles		
		irei_cycles		
RSTCTRL_TIMER_I_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TIMER_J_TYPE	Mux	00-11	disabled	TODO
KSTCTKE_THVIER_3_TTTE	IVIUX	disabled	disabled	ТОВО
		• milli_secs		
		•		
		micro_secs		
		•		
		fref_cycles		
RSTCTRL_TIMER_J_VALUE	Ram	00-ff	0	TODO
RSTCTRL_TX_CMU_PLL_LOCK_	SIMLEXCT		disabled	TODO
		<ul> <li>disabled</li> </ul>		
		• ch1_sel		
		• ch4_sel		
		•		
		ch4_10_sel		
DOTOTOL TV LOCK OF	I NOCT		11.1. 1	TODO
RSTCTRL_TX_LC_PLL_LOCK_SE	KUMILI	• disabled	disabled	TODO
		<ul><li>disabled</li><li>ch1_sel</li></ul>		
		• ch7_sel		
		- 611/_861		
RSTCTRL_TX_LC_PLL_RSTB_SE	L ENGTR		disabled	TODO
		disabled	albuoiou	
		• ch1_out		
		• ch7_out		
		_		
RSTCTRL_TX_PCS_RST_N_INV	Bool	t/f	f	TODO

Table 9 – continued from previous page

	ble 9 – continued		•	D
Name Instance	Туре	Values	Default	Documentation
RSTCTRL_TX_PCS_RST_N_SELE	CMux		disabled	TODO
		• disabled		
		• ch0_out		
		• ch01_out		
		1.0100		
		ch0123_out		
		1.01024567	10	
		ch01234567	8_out	
		ch01234567	79 10 out	
		CH01234307	6_10_0ut	
RSTCTRL_TX_PMA_RSTB_INV	Bool	t/f	f	TODO
RSTCTRL_TX_PMA_SYNCP_INV	Bool	t/f	f	TODO
RSTCTRL_TX_PMA_SYNCP_SEL		W.1	disabled	TODO
ROTETINE IN STREET SEE	L Jun	disabled	amanica	1000
		• ch1_out		
		• ch4_out		
		•		
		ch4_10_out		
		<b>U</b>		
RXFREQLK_CNT_DATA	Ram	20 bits	0	TODO
RXFREQLK_CNT_EN	Bool	t/f	f	TODO
RX_CDC_ALMOST_FULL_DATA	Ram	0-f	0	TODO
RX_L0S_COUNT_IDL_DATA	Ram	00-ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM_	MRA:XI_DATA	000-3ff	0	TODO
RX_PTR0_NONPOSTED_DPRAM	MRIAM_DATA	000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_MAX	K_ <b>RDAN</b> TA	000-3ff	0	TODO
RX_PTR0_POSTED_DPRAM_MIN	_IRATiA	000-3ff	0	TODO
SINGLE_RX_DETECT_DATA	Ram	0-f	0	TODO
SKP_INSERTION_CONTROL	Bool	t/f	f	TODO
SKP_OS_SCHEDULE_COUNT_DA	T <b>R</b> am	000-7ff	0	TODO
SLOTCLK_CFG	Mux		dynamic_slotclkc	fgTODO
		•		
		dynamic_sl	otclkcfg	
		•		
		static_slotcl	kcfgoff	
		• ]		
		static_slotel	kcfgon	
OLOT DECICEED EN	D = =1	115	· c	TODO
SLOT_REGISTER_EN TESTMODE_CONTROL	Bool	t/f t/f	f	TODO TODO
TESTMODE_CONTROL	Bool			TODO
TX_CDC_ALMOST_FULL_DATA TX_L0S_ADJUST	Ram Bool	0-f t/f	0 f	TODO
TX_SWING_DATA	Ram	00-ff	0	TODO
USER_ID_DATA	Ram	000-ffff	0	TODO
USE_CRC_FORWARDING	Bool	t/f	f	TODO
VC0_CLK_ENABLE	Bool	t/f	f	TODO
VC0_CLR_ENABLE VC0_RX_BUFFER_MEMORY_SET		0000-ffff	0	TODO
VC0_RX_BUFFER_MEMORI_SE	_	000-fff	0	TODO
VC0_RX_FLOW_CTRL_COMPL_F		000-111 00-ff	0	TODO
VCO_KA_I LOW_C I KL_COMITL_I	TOWARD DATA	00-11		les on nevt nage

Table 9 – continued from previous page

	Table 9 – continue		•	
Name Instance	Туре	Values	Default	Documentation
VC0_RX_FLOW_CTRL_NON			0	TODO
VC0_RX_FLOW_CTRL_NON			0	TODO
VC0_RX_FLOW_CTRL_POST		000-fff	0	TODO
VC0_RX_FLOW_CTRL_POST		00-ff	0	TODO
VC1_CLK_ENABLE	Bool	t/f	f	TODO
VC_ENABLE	Bool	t/f	f	TODO
VSEC_CAP_DATA	Ram	0-f	0	TODO
VSEC_ID_DATA	Ram	0000-ffff	0	TODO
ASPM_OPTIONAIOFTY	Bool	t/f	f	TODO
BAR0_64BIT_MENN-7SPACE	Bool	t/f	f	TODO
BAR0_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR0_PREFETCHABLE	Bool	t/f	f	TODO
BAR0_SIZE_MAS&-7DATA	Ram	28 bits	0	TODO
BAR1_64BIT_MEINI_7SPACE	Mux	<ul><li>disabled</li><li>enabled</li><li>all_one</li></ul>	disabled	TODO
BAR1 IO SPACE 0-7	Bool	t/f	f	TODO
BAR1 PREFETCHABLE	Bool	t/f	f	TODO
BAR1 SIZE MASK-7DATA	Ram	28 bits	0	TODO
BAR2 64BIT MEM-7SPACE	Bool	t/f	f	TODO
BAR2_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR2_PREFETCHABLE	Bool	t/f	f	TODO
BAR2_SIZE_MASK-7DATA	Ram	28 bits	0	TODO
BAR3_64BIT_MEME7SPACE	Mux	<ul><li>disabled</li><li>enabled</li><li>all_one</li></ul>	disabled	TODO
BAR3_IO_SPACE 0-7	Bool	t/f	f	TODO
BAR3 PREFETCHABLE	Bool	t/f	f	TODO
BAR3_SIZE_MASK-7DATA	Ram	28 bits	0	TODO
BAR4_64BIT_MEM-7SPACE	Bool	t/f	f	TODO
BAR4 IO SPACE 0-7	Bool	t/f	f	TODO
BAR4_PREFETCHABLE	Bool	t/f	f	TODO
BAR4_SIZE_MASK-7DATA	Ram	28 bits	0	TODO
BAR5_64BIT_MEI0H_7SPACE	Mux	disabled     enabled     all_one	disabled	TODO
BAR5 IO SPACE 0-7	Bool	t/f	f	TODO
BAR5 PREFETCHABLE	Bool	t/f	f	TODO
BAR5 SIZE MASK-7DATA	Ram	28 bits	0	TODO
BRIDGE_PORT_SOID_SUPPO		t/f	f	TODO
BRIDGE_PORT_V@7A_ENABL		t/f	f	TODO
CLASS_CODE_DATA	Ram	24 bits	0	TODO
CLASS_CODE_DAIL	Kaiii	27 UIG		ntinues on next page

Table 9 – continued from previous page

Name		ble 9 – continued	Values	ge Default	Desumentation
	Instance	Type	values		Documentation
COMPLETION_1	IIMEOU I	Mux	<ul><li>cmpl_a</li><li>cmpl_ab</li><li>cmpl_abc</li></ul>	cmpl_a	TODO
			<ul><li>cmpl_b</li><li>cmpl_bc</li><li>cmpl_bcd</li><li>disabled</li></ul>		
D0_PME	0-7	Bool	t/f	f	TODO
D1 PME	0-7	Bool	t/f	f	TODO
D1_SUPPORT	0-7	Bool	t/f	f	TODO
D2 PME	0-7	Bool	t/f	f	TODO
D2_SUPPORT	0-7	Bool	t/f	f	TODO
D3_COLD_PME	0-7	Bool	t/f	f	TODO
D3_HOT_PME	0-7	Bool	t/f	f	TODO
DEEMPHASIS_E		Bool	t/f	f	TODO
DEVICE_ID_DA		Ram	0000-ffff	0	TODO
DEVICE_SPECIE		Bool	t/f	f	TODO
	TS-7COUNT_DATA		00-ff	0	TODO
DISABLE_SNOO		Bool	t/f	f	TODO
	_ E <b>p:o</b> rt_support		t/f	f	TODO
ECRC_CHECK_0		Bool	t/f	f	TODO
ECRC_GEN_CAI		Bool	t/f	f	TODO
	F <b>10S7_</b> COUNT_DAT	'ARam	0-f	0	TODO
ELECTROMECH		Bool	t/f	f	TODO
ENABLE_COMP	L <b>E-7</b> ION_TIMEOU	TB DASABLE	t/f	f	TODO
ENABLE_FUNC	ΓΙΦΝ_MSIX_SUPI	POBRST61	t/f	f	TODO
ENABLE_L0S_A	SPM	Bool	t/f	f	TODO
ENABLE_L1_AS	P <b>M</b> 7	Bool	t/f	f	TODO
ENDPOINT_L0_	LATENCY_DATA	Ram	0-7	0	TODO
ENDPOINT_L1_	LATENCY_DATA	Ram	0-7	0	TODO
EXPANSION_BA	SOE <u>7</u> ADDRESS_RI	E <b>CRES</b> TER_DATA_0	32 bits	0	TODO
EXTEND_TAG_I	FIEA7D	Bool	t/f	f	TODO
FLR_CAPABILIT	TY0-7	Bool	t/f	f	TODO
	C <b>0</b> K- <u>7</u> NFTS_COUN	_	00-ff	0	TODO
	O <b>C-R_</b> NFTS_COU	N'R <u>a</u> lidhATA	00-ff	0	TODO
HOT_PLUG_SUI		Ram	00-7f	0	TODO
INDICATOR_DA		Ram	0-7	0	TODO
INTEL_ID_ACCI		Bool	t/f	f	TODO
INTERRUPT_PIN	N 0-7	Mux	<ul><li>disabled</li><li>inta</li><li>intb</li><li>intc</li><li>intd</li></ul>	disabled	TODO
				continu	

Table 9 – continued from previous page

Name Instance	Type	Values	Default	Documentation
IO_WINDOW_ADOR_WIDTH	Mux		disabled	TODO
		• disabled		
		•		
		window_16	b_bit	
		window_32	hit	
		window_32		
L0_EXIT_LATEN@Y7_DIFFCLOCK	_IRA#iA	0-7	0	TODO
L0_EXIT_LATENOY7_SAMECLOC	I <del>-</del>	0-7	0	TODO
L1_EXIT_LATENOY7_DIFFCLOCK		0-7	0	TODO
L1_EXIT_LATENOY7_SAMECLOC	_	0-7	0	TODO
L2_ASYNC_LOGI <b>©</b> -7	Bool	t/f	f	TODO
LOW_PRIORITY_ <b>%</b> C	Bool	t/f	f	TODO
MAXIMUM_CURRENT_DATA	Ram	0-7	0	TODO
MAX_LINK_WID OH	Mux	4'1.1 . 3	disabled	TODO
		• disabled		
		• x4 • x2		
		• x2 • x1		
		• x1		
		7 80		
MAX PAYLOAD <b>6HZ</b> E	Num		128	TODO
		• 128		
		• 256		
		• 512		
MSIX_PBA_BIR_IDATA	Ram	0-7	0	TODO
MSIX_PBA_OFFSET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_BIR-DATA	Ram	0-7	0	TODO
MSIX_TABLE_OFFSET_DATA	Ram	29 bits	0	TODO
MSIX_TABLE_SIZE7_DATA  MSI_64BIT_ADDRESSING_CAPA	Ram	000-7ff t/f	0 f	TODO TODO
MSI_MASKING_CAPABLE	Bool	t/f	f	TODO
MSI_MASKINO_GALABLE  MSI_MULTI_MESSAGE_CAPABL		W1	1	TODO
WISI_WIGHT_WILLOUTAGE_CAFABL	Livuiii	• 1-2	1	1000
		• 4		
		• 8		
		• 16		
		• 32		
MSI_SUPPORT 0-7	Bool	t/f	f	TODO
NO_COMMAND_COMPLETED	Bool	t/f	f	TODO
NO_SOFT_RESET0-7	Bool	t/f	f	TODO
PCIE_SPEC_VER <b>SIO</b> N	Num	0.5	0	TODO
		• 0-2		

Table 9 – continued from previous page

Name I	Instance	Туре	Values	Default	Documentation
PORTTYPE_FUNG		Mux		ep_native	TODO
_			• ep_native	1-	
			• ep_legacy		
			• rp		
			• sw_up		
			• sw_dn		
			<ul> <li>bridge</li> </ul>		
			•		
			switch_mod	le	
			•		
			shared_mod	le	
DDEEEECKA		ANDDD MADELL		0	TODO
PREFETCHABLE (	UWEM_WINDOW	XALUMDK_WIDTH	• 0	0	TODO
			• 32		
			• 64		
			- 04		
REVISION_ID_DA	OF-7A	Ram	00-ff	0	TODO
ROLE_BASED_ER	(RØR_REPORTIN	(Bool	t/f	f	TODO
RX_EI_LOS (	0-7	Bool	t/f	f	TODO
SAMECLOCK_NR	TS_COUNT_DAT	TAR am	00-ff	0	TODO
SLOT_NUMBER_I		Ram	0000-1fff	0	TODO
SLOT_POWER_LI		Ram	00-ff	0	TODO
SLOT_POWER_\$0	_	Ram	0-3	0	TODO
_	0-7	Ram	0000-ffff	0	TODO
_	0-7	Ram	0000-ffff	0	TODO
SUBSYSTEM_DE			0000-ffff	0	TODO
SUBSYSTEM_VEI			0000-ffff	0	TODO
SURPRISE_DOWN			t/f	f	TODO
_	0-7	Bool	t/f	f	TODO
VC_ARBITRATIO		Bool	t/f	f	TODO
VENDOR_ID_DAT		Ram	0000-ffff	0	TODO
ALTPE2_HIP_BAS			000-3ff	0	TODO
CVP_MDIO_DIS_0		Bool	t/f	f	TODO
DFT_BROADCAST		Bool	t/f	f	TODO
FORCE_MDIO_DI		Bool	t/f	f	TODO
POWER_ISOLATION	ONS_EN_1_DATA	Bool	t/f	f	TODO

## 2.3.13 DLL

The Delay-Locked loop does phase control for the DQS16.

TODO: everything

Name	Туре	Values	Default	Documentation
A5_COUNTER_INIT		2	3	TODO
		• 3		
		• 12		
		• 24		
		• 40		
		• 48 • 72		
		• 80		
		• 96		
		90		
ALOAD_INVERT_E	NBool	t/f	f	TODO
	Bool	t/f	f	TODO
DELAY_CHAIN_GL		t/f	f	TODO
	Mux		static	TODO
_		• bit7		
		• static		
DLL_ADDI_EN	Bool	t/f	f	TODO
DLL_INPUT	Mux	• vss	VSS	TODO
		• sd_pll0		
		• sd_pll1		
		• cn_pll0		
		• cn_pll1		
		• tb_pll0		
		• tb_pll1		
		to_pm		
DLL_RD_PD	Ram	0-7	0	TODO
JITTER_COUNTER_		t/f	t	TODO
JITTER_REDUCE_E		t/f	t	TODO
RB_CO	Ram	0-3	3	TODO
STATIC_DLL_SETTI		00-7f	0	TODO
UPDNEN_EN	Bool	t/f	t	TODO
UPNDNIN	Mux	• bit4	core	TODO
		• core		
		6016		
UPNDNIN_EN	Bool	t/f	t	TODO
UPNDNIN_INVERT	_ <b>⊞N</b> ool	t/f	t	TODO
	Bool	t/f	t	TODO
UPWNDCORE	Mux	• unndn	upndn	TODO
		TOTOIR		
USE_ALOAD	Bool	t/f	t	TODO
UPNDNIN_INVERT_ UPNDNIN_INV_EN UPWNDCORE	Bool Mux	t/f t/f  • upndn • updnen • up_ndn • refclk	t t upndn	TODO TODO TODO

## 2.3.14 **SERPAR**

Unclear yet.

TODO: everything

Name	Туре	Values	Default	Documentation
ENSER_SELECT	Mux	<ul><li>disabled</li><li>block_0</li><li>block_1</li><li>block_2</li><li>block_3</li></ul>	disabled	TODO

# 2.3.15 LVL

The Leveling Delay Chain does something linked to the DQS16.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
ADDI_EN		Bool	t/f	f	TODO
CO_DELAY		Ram	0-3	3	TODO
DLL_SEL		Ram	0-1	0	TODO
FBOUT0_DELAY	ľ	Ram	0-3	0	TODO
FBOUT0_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
FBOUT1_DELAY	ľ	Ram	0-3	0	TODO
FBOUT1_DELAY	_PWR_SVG_EN	Bool	t/f	t	TODO
PHYCLK_GATIN	IG_DIS	Bool	t/f	f	TODO
PHYCLK_SEL		Ram	0-3	0	TODO
PHYCLK_SEL_I	NV_EN	Bool	t/f	f	TODO
CLK_DELAY	0-3	Ram	0-3	0	TODO
CLK_DELAY_P\		Bool	t/f	f	TODO
CLK_GATING_D	<b>10</b> -3	Bool	t/f	f	TODO
CORE_INV_EN	0-3	Bool	t/f	f	TODO
DELAY_CLK_SH	EIO-3	Mux	• core	core	TODO
			• pll		
PLL_SEL	0-3	Num	• 1-3	1	TODO

## 2.3.16 TERM

The TERM blocks control the On-Chip Termination circuitry TODO: everything

Name	Туре	Values	Default	Documentation
CALCLR_EN	Bool	t/f	f	TODO
CAL_MODE	Mux	• disabled • rs_12_15v • rs_18_30v	disabled	TODO
CLKENUSR_INV	Bool	t/f	f	TODO
ENSERUSR_INV	Bool	t/f	f	TODO
INTOSC_2_EN	Bool	t/f	t	TODO
NCLRUSR_INV	Bool	t/f	f	TODO
PLLBIAS_EN	Bool	t/f	f	TODO
POWERUP	Bool	t/f	f	TODO
RSADJUST_VAL	Mux	<ul> <li>disabled</li> <li>rsadjust_10</li> <li>rsadjust_6p5</li> <li>rsadjust_3</li> <li>rsadjust_m3</li> <li>rsadjust_m6</li> <li>rsadjust_m9</li> <li>rsadjust_m12</li> </ul>	disabled	TODO
RSHIFT_RDOWN_D	USBool	t/f	f	TODO
RSHIFT_RUP_DIS	Bool	t/f	f	TODO
RSMULT_VAL	Mux	<ul> <li>disabled</li> <li>rsmult_1</li> <li>rsmult_2</li> <li>rsmult_3</li> <li>rsmult_4</li> <li>rsmult_5</li> <li>rsmult_6</li> <li>rsmult_7</li> <li>rsmult_10</li> </ul>	rsmult_1	TODO
RTADJUST_VAL	Mux	<ul><li>disabled</li><li>rtadjust_2p5v</li><li>rtadjust_1p5_1</li></ul>	disabled 8v	TODO
RTMULT_VAL	Mux	<ul> <li>disabled</li> <li>rtmult_1</li> <li>rtmult_2</li> <li>rtmult_3</li> <li>rtmult_4</li> <li>rtmult_5</li> <li>rtmult_6</li> </ul>	rtmult_1	TODO
SCANEN_INV	Bool	t/f	f	TODO
TEST_0_EN	Bool	t/f	f	TODO
TEST_1_EN	Bool	t/f	f	TODO
TEST_4_EN	Bool	t/f	f	TODO
TEST_5_EN	Bool	t/f	f	TODO
USER_OCT_INV 2.3 <sub>RE</sub> Paripheral logic	Bool	t/f	f	TODO
Z-VREFATIBILAVAL logic	e pyocks	<ul><li>vref_m</li><li>vref_l</li><li>vref_h</li></ul>	vref_m	TODO 65

## 2.3.17 PMA3

The PMA3 blocks control triplets of channels used with the HSSI.

TODO: everything

Name	Instance	Туре	Values	Default	Documentation
FPLL_DRV_EN		Bool	t/f	t	TODO
FPLL_REFCLK_	SEL_IQ_TX_RX_0	CIMKux		pd	TODO
			•		
			iq_tx_rx_cl	KU	
			iq_tx_rx_cl	k1	
			•		
			iq_tx_rx_cl	k2	
			iq_tx_rx_cl	  k3	
			•		
			iq_tx_rx_cl	k4	
			•		
			iq_tx_rx_cl • pd	K3	
			pu		
FPLL_SEL_IQ_7	X_RX_CLK	Mux		pd	TODO
			•		
			iq_tx_rx_cl	k0	
			iq_tx_rx_cl	 k1	
			•		
			iq_tx_rx_cl	k2	
			• pd		
FPLL_SEL_REF	IOCLK	Mux		pd	TODO
			ffpll_top	r -	
			•		
			ref_iqclk0		
			ref_iqclk1		
			•		
			ref_iqclk2		
			ref_iqclk3		
			• ffpll_bot		
			• pd		
FPLL_SEL_RX_	IQCLK	Mux	• ev icalia	pd	TODO
			<ul><li>rx_iqclk0</li><li>rx_iqclk1</li></ul>		
			• rx_iqclk2		
			• rx_iqclk3		
			• pd		
				<u></u>	<u> </u>

Table 10 – continued from previous page

Name Instance	Type	Values	Default	Documentation
HCLK_TOP_OUT_DRIVER	Mux	- Values	down_en	TODO
Hebriot 500 1 Briver	IVIUX	• tristate	down_en	1020
		• up_en		
		• down_en		
SEGMENTED_0_UP_MUX_SEL	Mux		ch0_txpll	TODO
		other_segm	ented	
		• pd_1	Citicu	
		• ch0_txpll		
		_ 1		
X6_DRIVER_EN	Bool	t/f	f	TODO
AUTO_NEGOTIATION	Bool	t/f	f	TODO
CDR_PLL_ATB 0-2	Ram	0-f	0	TODO
CDR_PLL_BBPD_@2K0_OFFSET	Mux		delta_0	TODO
		• delta_0		
		delta_1_lef		
		dena_1_ien		
		delta_2_lef		
		• delta_3_left		
		•		
		delta_4_lef		
		delta_5_lef		
		delta_6_lef		
		delta_7_lef		
		delta_1_rig	ht	
		• delta_2_rig	ht	
		• delta_3_rig	ht	
		delta_4_rig		
		•		
		delta_5_rig		
		delta_6_rig	ht 	
		delta_7_rig	ht	
	1			

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBPI	<b>_©2</b> K180_OFFSE	ТМих		delta_0	TODO
			• delta_0		
			• delta_1_left		
			•		
			delta_2_left		
			• delta_3_left		
			• delta_4_left		
			• delta_5_left	į	
			• delta_6_left		
			• delta_7_left		
			• delta_1_rigl	nt	
			• delta_2_rigl	nt	
			delta_3_rigl	nt	
			delta_4_rigl	nt	
			delta_5_rigl	nt	
			delta_6_rigl	nt	
			delta_7_rigl	nt	

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
CDR_PLL_BBPI	<b>_©£</b> K270_OFFSE	ТМих	1.1.	delta_0	TODO
			• delta_0		
			delta_1_left		
			• delta_2_left	į	
			• delta_3_left		
			delta_4_left		
			delta_5_left		
			delta_6_left		
			delta_7_left		
			delta_1_rigl	nt	
			delta_2_rigl	nt	
			delta_3_rigl	nt	
			delta_4_rigl	nt	
			delta_5_rigl	nt	
			delta_6_rigl	nt	
			delta_7_rigl	nt	

Table 10 – continued from previous page

CDR_PLL_BBPD_SEL	Name	Instance	Type	Values	Default	Documentation
delta_0     delta_1_left     delta_2_left     delta_3_left     delta_4_left     delta_5_left     delta_6_left     delta_7_left     delta_1_night     delta_1_night     delta_3_night     delta_1_night     delta				Values		
delta_2_left delta_3_left delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_2_right delta_3_right delta_3_right delta_5_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right  CDR_PLL_BBPD_\$P2L  CDR_PLL_CGB_GLK_EN Bool Uff f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Uff f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Uff f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Uff f TODO CDR_PLL_COUNDER_DD_CLK_DISSool Uff f TODO CDR_PLL_CP_ROB_B BYPASS_EN Bool Uff f TODO CDR_PLL_CP_ROB_B BYPASS_EN Bool Uff f TODO CDR_PLL_DIAG_REV_LOOPBACKBool Uff f TODO	CDK_I LL_BBI I	7_@EK90_OFFSET	IVIUX	• delta_0	della_0	ТОВО
delta_2_left delta_3_left delta_3_left delta_4_left delta_5_left delta_6_left delta_7_left delta_7_left delta_2_right delta_2_right delta_2_right delta_3_right delta_3_right delta_5_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right  CDR_PLL_BBPD_\$P2L  CDR_PLL_CGB_GLK_EN Bool Uff f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Uff f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Uff f TODO CDR_PLL_COUNDER_PD_CLK_DISSool Uff f TODO CDR_PLL_COUNDER_DD_CLK_DISSool Uff f TODO CDR_PLL_CP_ROB_B BYPASS_EN Bool Uff f TODO CDR_PLL_CP_ROB_B BYPASS_EN Bool Uff f TODO CDR_PLL_DIAG_REV_LOOPBACKBool Uff f TODO				• delta 1 left		
delta_3_left  delta_4_left  delta_5_left  delta_6_left  delta_7_left  delta_2_right  delta_2_right  delta_2_right  delta_3_right  delta_3_right  delta_5_right  delta_5_right  delta_5_right  delta_5_right  TODO  CDR_PLL_BBPD_SEL Mux  normal  normal  testmux  testmux  TODO  CDR_PLL_COB_GLK_EN Bool Uf f f TODO  CDR_PLL_COUNDER_PD_CLK_DIBSool Uf f TODO				•		
delta_4_left delta_5_left delta_6_left delta_7_left delta_2_right delta_2_right delta_3_right delta_4_right delta_5_right delta_5_right delta_6_right delta_7_right  delta_6_right f TODO  CDR_PLL_COGN_EN Bool Uf f f TODO  CDR_PLL_COUNDER_PD_CLK_DISBool Uf f f TODO  CDR_PLL_COUNDER_PD_CLK_DISBool Uf f TODO  CDR_PLL_COUNDER_PD_CLK_DISBool Uf f TODO  CDR_PLL_COUNDER_TESMUX  normal disable test_down test_up  CDR_PLL_CP_ROB_A_BYPASS_EN Bool Uf f f TODO				• dena_2_ien		
delta_5_left delta_6_left delta_1_right delta_2_right delta_3_right delta_3_right delta_4_right delta_5_right delta_6_right delta_6_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_7_right delta_1_right delta_6_right delta_6_right delta_1_right delt				delta_3_left		
delta_6_left delta_7_left delta_1_right delta_2_right delta_3_right delta_4_right delta_5_right delta_6_right delta_6_right delta_6_right delta_7_right  CDR_PLL_BBPD_SEL Mux normal testmux  CDR_PLL_CGB_GLE_EN Bool CDR_PLL_CCOCRO_EN Bool CDR_PLL_CCOUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_PD_CLK_DISSool CDR_PLL_COUNDER_COUN				delta_4_left		
delta_7_left delta_1_right delta_2_right delta_3_right delta_4_right delta_5_right delta_6_right delta_7_right  CDR_PLL_BBPD_SEL Mux normal testmux  CDR_PLL_CGB_CLK_EN Bool CDR_PLL_CCGB_CLK_EN Bool CDR_PLL_CLOCN_EN Bool CDR_PLL_CLOCN_EN Bool CDR_PLL_CLOCN_EN Bool CDR_PLL_CLOCN_EN Bool CDR_PLL_COUNTER_PD_CLK_DISBool CDR_PLL_COUNTER_TO COLK_DISBool CDR_PLL_COUNTER_TO COLK_DISBool CDR_PLL_CPUNID_CURRENT_TESTMux normal disable test_down test_down test_up  CDR_PLL_CP_RCOLA_BYPASS_EN Bool CDR_PLL_CP_RCOLA_BYPASS_EN Bool CDR_PLL_CP_RCOLA_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool Uf f f TODO CDR_PLL_DIAG_REV_LOOPBACKBool Uf f f TODO				delta_5_left		
delta_1_right  delta_2_right  delta_2_right  delta_3_right  delta_4_right  delta_5_right  delta_6_right  delta_7_right  CDR_PLL_BBPD_SEL Mux  normal  normal  testmux   CDR_PLL_CGB_GLK_EN Bool t/f f TODO  CDR_PLL_COUNDER_PD_CLK_DIBBool t/f f TODO  CDR_PLL_COUNDER_PD_CLK_DIBBool t/f f TODO  CDR_PLL_CPUNID_EURRENT_TESMux  normal  normal  normal  test_up  TODO  TODO  TODO  TODO  TODO  CDR_PLL_CP_RGILA_BYPASS_EN Bool t/f f TODO  CDR_PLL_CP_RGILA_BYPASS_EN Bool t/f f TODO  CDR_PLL_CP_RGILA_BYPASS_EN Bool t/f f TODO  CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO				• delta_6_left		
delta_2_right  delta_3_right  delta_4_right  delta_5_right  delta_5_right  delta_7_right  CDR_PLL_BBPD_SEL  Mux  normal  testmux  TODO  CDR_PLL_CGB_GLEK_EN  Bool  CDR_PLL_COUNDER_PD_CLK_DISBool  CDR_PLL_COUNDER_PD_CLK_DISBool  CDR_PLL_COUNDER_PD_CLK_DISBool  CDR_PLL_CPUMP_CURRENT_TESMux  normal  disable  test_down  test_up  CDR_PLL_CP_RGLA_BYPASS_EN Bool  CDR_PLL_CP_RGLA_BYPASS_EN Bool  CDR_PLL_DIAG_REV_LOOPBACKBool  Uf f f TODO  CDR_PLL_DIAG_REV_LOOPBACKBool  Uf f f TODO				• delta_7_left		
delta_3_right  delta_4_right  delta_5_right  delta_6_right  delta_7_right  CDR_PLL_BBPD_SEL Mux  normal  testmux  CDR_PLL_CGB_CGLK_EN Bool Uf f TODO  CDR_PLL_COUNDER_PD_CLK_DISSool Uf f TODO  CDR_PLL_COUNDER_PD_CLK_DISSool Uf f TODO  CDR_PLL_CPUMB_CURRENT_TESMux  normal  disable  test_down  test_up  CDR_PLL_CP_RGB_BYPASS_EN Bool Uf f TODO  CDR_PLL_CP_RGB_BYPASS_EN Bool Uf f TODO  CDR_PLL_DIAG_REV_LOOPBACKBool Uf f TODO				• delta_1_rigl	ht	
delta_4_right  delta_5_right  delta_6_right  delta_7_right  CDR_PLL_BBPD_SPL  Mux  normal  normal  testmux   CDR_PLL_CGB_GLK_EN  Bool  CDR_PLL_CLOCK_EN  Bool  CDR_PLL_COUNTER_PD_CLK_DISBool  CDR_PLL_COUNTER_PD_CLK_DISBool  CDR_PLL_CPUMB_CURRENT_TESMux  normal  disable  test_down  test_up   CDR_PLL_CP_RGLA_BYPASS_EN Bool  CDR_PLL_CP_RGLA_BYPASS_EN Bool  CDR_PLL_DIAG_REV_LOOPBACKBool  Uf  f  TODO  TODO				• delta_2_rigl	ht	
delta_4_right  delta_5_right  delta_6_right  delta_7_right  CDR_PLL_BBPD_SPL  Mux  normal  normal  testmux   CDR_PLL_CGB_GLK_EN  Bool  CDR_PLL_CLOCK_EN  Bool  CDR_PLL_COUNTER_PD_CLK_DISBool  CDR_PLL_COUNTER_PD_CLK_DISBool  CDR_PLL_CPUMB_CURRENT_TESMux  normal  disable  test_down  test_up   CDR_PLL_CP_RGLA_BYPASS_EN Bool  CDR_PLL_CP_RGLA_BYPASS_EN Bool  CDR_PLL_DIAG_REV_LOOPBACKBool  Uf  f  TODO  TODO				• delta 3 rigl	ht	
CDR_PLL_BBPD_CEL Mux normal TODO  CDR_PLL_CGB_CLEK_EN Bool t/f f TODO  CDR_PLL_CLOCK_EN Bool t/f f TODO  CDR_PLL_COUNTER_PD_CLK_DISSool t/f f TODO  CDR_PLL_COUNTER_PD_CLK_DISSool t/f f TODO  CDR_PLL_CPUMB_EURRENT_TESMux normal  • normal • disable • test_down • test_up  CDR_PLL_CP_RCG-A_BYPASS_EN Bool t/f f TODO  CDR_PLL_CP_RCG-A_BYPASS_EN Bool t/f f TODO				•		
CDR_PLL_BBPD_SEL  Mux  onormal testmux  corrected by the state of the				•		
CDR_PLL_BBPD_CSEL Mux  - normal - testmux  CDR_PLL_CGB_CIL_K_EN Bool - normal - testmux  CDR_PLL_CLOC_KO_EN Bool - TODO  CDR_PLL_COUNTER_PD_CLK_DISBool - DR_PLL_COUNTER_PD_CLK_DISBool - normal - disable - test_down - test_up  CDR_PLL_CPUMB_2CURRENT_TESMux  - TODO  CDR_PLL_CPUMB_2CURRENT_TESMUX - TODO				•		
CDR_PLL_BBPD_SEL Mux  • normal • testmux  CDR_PLL_CGB_GLK_EN Bool CDR_PLL_CLOCKO_EN Bool CDR_PLL_COUNTER_PD_CLK_DLSool CDR_PLL_COUNTER_PD_CLK_DLSool CDR_PLL_CPUMB_CURRENT_TESMux  • normal • disable • test_down • test_down • test_up  CDR_PLL_CP_RGO_A_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool  t/f f TODO				delta_6_rigi	ht	
* normal * testmux  CDR_PLL_CGB_CGEK_EN Bool CDR_PLL_CLOCKO_EN Bool CDR_PLL_COUNTER_PD_CLK_DISool CDR_PLL_COUNTER_PD_CLK_DISool CDR_PLL_CPUMP_CURRENT_TESMux  * normal * disable * test_down * test_down * test_up  CDR_PLL_CP_RCG_2_BYPASS_EN Bool CDR_PLL_DIAG_R2V_LOOPBACKBool  * TODO  TODO				delta_7_rig	ht	
CDR_PLL_CGB_CGLK_EN Bool t/f f TODO  CDR_PLL_CLOCKO_EN Bool t/f f TODO  CDR_PLL_COUNTOER_PD_CLK_DISDool t/f f TODO  CDR_PLL_CPUNID_CURRENT_TESTMux normal  • disable  • test_down  • test_up  CDR_PLL_CP_RGG_A_BYPASS_EN Bool t/f f TODO  CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO	CDR_PLL_BBPI	)_ <b>\\$</b> \EL	Mux	• mamma1	normal	TODO
CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO  CDR_PLL_CPUMB_CURRENT_TESMux normal  • normal • disable • test_down • test_up  CDR_PLL_CP_ROD_A_BYPASS_EN Bool t/f f TODO  CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO						
CDR_PLL_COUNTER_PD_CLK_DISBool t/f f TODO  CDR_PLL_CPUMB_CURRENT_TESMux normal  • normal • disable • test_down • test_up  CDR_PLL_CP_ROD_A_BYPASS_EN Bool t/f f TODO  CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO	CDR_PLL CGB	COLK_EN	Bool	t/f	f	TODO
CDR_PLL_COUNDER_PD_CLK_DIBool t/f f TODO  CDR_PLL_CPUMD_CURRENT_TESMux normal  • normal • disable • test_down • test_up  CDR_PLL_CP_ROD_A_BYPASS_EN Bool t/f f TODO  CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO				t/f	f	
CDR_PLL_CPUMP_CURRENT_TESMux  • normal • disable • test_down • test_up  CDR_PLL_CP_RG0-A_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool  t/f f TODO			I <b>S</b> Bool			TODO
<ul> <li>normal</li> <li>disable</li> <li>test_down</li> <li>test_up</li> </ul> CDR_PLL_CP_RG0-A_BYPASS_EN Bool CDR_PLL_DIAG_REV_LOOPBACKBool t/f f TODO TODO					normal	
test_down test_up  CDR_PLL_CP_RC0-2A_BYPASS_EN Bool CDR_PLL_DIAG_R-2V_LOOPBACKBool t/f f TODO TODO		_		<ul> <li>normal</li> </ul>		
CDR_PLL_CP_ROD-A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-EV_LOOPBACKBool t/f f TODO				<ul> <li>disable</li> </ul>		
CDR_PLL_CP_ROD-A_BYPASS_EN Boolt/ffTODOCDR_PLL_DIAG_R-EV_LOOPBACKBoolt/ffTODO				•		
CDR_PLL_CP_ROD-A_BYPASS_EN Bool t/f f TODO CDR_PLL_DIAG_R-EV_LOOPBACKBool t/f f TODO				_		
CDR_PLL_DIAG_R-EV_LOOPBACKBool t/f f TODO				• test_up		
CDR_PLL_DIAG_R-EV_LOOPBACKBool t/f f TODO	CDR_PLL CP R	GOLA_BYPASS EN	l Bool	t/f	f	TODO
					t	TODO

Table 10 – continued from previous page

Name	Instance	Type	Values	Default	Documentation
CDR_PLL_FB_S		Mux	values	vco_clk	TODO
CDK_I LL_I b_5	LU-2	With	• vco_clk	VCO_CIK	TODO
			• VCO_CIK		
			external_cll	ļ	
			external_cn		
CDR_PLL_FREF	_ <b>PP2</b> M_DIV2_EN	Bool	t/f	f	TODO
CDR_PLL_GPO	ODETECTION_E	N Bool	t/f	f	TODO
CDR_PLL_IGNO	RŒ2PHASELOCK	<b>EN</b> ol	t/f	f	TODO
	HJEZT_POWER_TA		0-3	1	TODO
CDR_PLL_L_CC	UNZTER	Num		1	TODO
			• 1-2		
			• 4		
			• 8		
CDR_PLL_M_C	O <b>W</b> YTER	Num		20	TODO
			• 0		
			• 4-5		
			• 8		
			• 10		
			• 12		
			• 16		
			• 20		
			• 25		
			• 32		
			• 40		
			• 50		
CDR_PLL_ON	0-2	Bool	t/f	f	TODO
CDR_PLL_PCIE	_FREQ_MHZ	Num		100	TODO
			• 100		
			• 125		
ann ni					TOD 0
CDR_PLL_PD_C	POPMP_CURRENT	_ <b>N</b> Am	_	5	TODO
			• 5		
			• 10		
			• 20		
			• 30		
			• 40		
CDR_PLL_PD_L	COLINTED	Num		1	TODO
CDK_PLL_PD_L	_U42UN1EK	INUIII	• 1-2	1	1000
			• 1-2		
			• 4		
			••		

Table 10 – continued from previous page

Name Instance	Type	d from previous pa	Default	Documentation
CDR_PLL_PFD_CP2MP_CURREN		Values	20	TODO
CDR_I LL_I I D_CD42VII _CORREI	11NOM	• 5	20	1000
		• 10		
		• 20		
		• 30		
		• 40		
		• 50		
		• 60		
		• 80		
		• 100		
		• 120		
		120		
CDR_PLL_REF_C <b>0</b> - <b>K</b> _DIV	Num		1	TODO
		• 1-2		
		• 4		
		• 8		
CDR_PLL_REGUIQATOR_INC_PC	Γ Mux		p5	TODO
		• p0		
		• p5		
		• p10		
		• p15		
		• p20		
		• p25		
		• disabled		
CDR_PLL_REPLIOA_BIAS_DIS	Bool	t/f	f	TODO
CDR_PLL_RESER®_LOOPBACK		t/f	f	TODO
CDR_PLL_RIPPL_@AP_CTRL_EN		t/f	f	TODO
CDR_PLL_RXPLL0_P2D_BW_CTRL			300	TODO
		• 170		
		• 240		
		• 300		
		• 600		
CDR_PLL_RXPLL0_2FD_BW_CTR	L Num	1.000	3200	TODO
		• 1600		
		• 3200		
		• 4800		
		• 6400		
CDR_PLL_TXPLL043CLK_DRIVE	R BEONO1	t/f	f	TODO
CDR_PLL_VCO_AUZO_RESET_E		t/f	t	TODO
CDR_PLL_VCO_@VÆRANGE_REI		0-3	2	TODO
CDR_PLL_VLOCKO_2MONITOR	Mux		mon_clk	TODO
		• mon_clk		
		• mon_data		
CVP_EN 0-2	Bool	t/f	f	TODO
DPRIO_REG_PLD0P2MA_IF_BADI	∤ <b>ı</b> Kam	000-7ff		TODO

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
FORCE_MDIO_I	DIGS-2CSR_END	Bool	t/f	f	TODO
HCLK_PCS_DRI	VOER_EN	Bool	t/f	f	TODO
INT_EARLY_EIG	DS)_SEL	Mux	• pcs • core	pcs	TODO
INT_FFCLK_EN	0-2	Bool	t/f	f	TODO
INT_LTR_SEL	0-2	Mux	• pcs • core	pcs	TODO
INT_PCIE_SWIT	COH <u>2</u> SEL	Mux	• pcs • core	pcs	TODO
INT_TXDERECT	RX2SEL	Mux	• pcs • core	pcs	TODO
INT_TX_ELEC_	DI-E_SEL	Mux	• pcs • core	pcs	TODO
IQ_CLK_TO_CH	2 <u>0</u> SÆL	Mux	<ul> <li>ffpll_top</li> <li>ffpll_bot</li> <li>ref_clk0</li> <li>ref_clk1</li> <li>ref_clk2</li> <li>ref_clk3</li> <li>rx_clk0</li> <li>rx_clk1</li> <li>rx_clk1</li> <li>rx_clk2</li> <li>rx_clk3</li> <li>pd_pma</li> </ul>	pd_pma	TODO

Table 10 – continued from previous page

Name	Instance	ole 10 – continued Type	Values	Default	Documentation
IQ_TX_RX_CLK		Mux		tristate	TODO
			• a_pcs_rx_	_b_pma_rx b_pcs_rx _b_pma_rx b_pcs_tx cs_rx cs_tx b_tri	
IQ_TX_RX_TO_0	CB- <u>2</u> FB	Mux	<ul><li>clk0</li><li>clk1</li><li>clk2</li><li>pd</li></ul>	pd	TODO
PCLK0_SEL	0-2	Ram	0-7	0	TODO
PCLK1_SEL	0-2	Ram	0-7	0	TODO
PCLK_SEL	0-2	Mux	a_pcs_rx_ a_pma_tx a_pcs_tx_ a_tri_b_pc	_b_pma_rx b_pcs_tx cs_rx	TODO
			a_tri_b_po  a_pcs_tx_  tristate		
RX_BIT_SLIP_B	Y <b>P</b> ASS_EN	Bool	• a_pcs_tx_		TODO
RX_BIT_SLIP_B RX_BUF_RX_AT		Bool Ram	a_pcs_tx_ • tristate	b_tri	TODO TODO
	B)-2		• a_pcs_tx_ • tristate	b_tri	
RX_BUF_RX_AT RX_BUF_SD_3D	B)-2	Ram Bool	a_pcs_tx_ tristate  t/f 0-f	b_tri t 0	TODO
RX_BUF_RX_AT RX_BUF_SD_3D RX_BUF_SD_CD RX_BUF_SD_DI	B)-2 B)-GAIN_EN RELK_TO_CGB_ AG-2LOOPBACK	Ram Bool	a_pcs_tx_ tristate  t/f  0-f  t/f  t/f  t/f	b_tri t 0 f	TODO TODO TODO TODO
RX_BUF_RX_AT RX_BUF_SD_3D RX_BUF_SD_CD	BD-2 BD-GAIN_EN RCLK_TO_CGB_ AG-2LOOPBACK	Ram Bool E <b>N</b> ool	a_pcs_tx_ tristate  t/f  0-f  t/f  t/f	b_tri  t 0 f f	TODO TODO TODO

Table 10 – continued from previous page

Name Instance	Туре	Values	Default	Documentation
RX_BUF_SD_OFF0-2	Mux		divrx_2	TODO
		• divrx_1		
		• divrx_2		
		• divrx_3		
		• divrx_4		
		• divrx_5		
		• divrx_6		
		• divrx_7		
		• divrx_8		
		• divrx_9		
		• divrx_10		
		• divrx_11		
		• divrx_12		
		• divrx_13		
		• divrx_14		
		•		
		reserved_of	<b>ff_1</b>	
		•		
		reserved_of	# <u>_</u> 2	
		•		
		off_on_tx_o	divrx_l	
		• •	1: 2	
		off_on_tx_o	divrx_2	
		• • • • • • • • • • • • • • • • • • • •	1: 2	
		off_on_tx_o	UIVIX_5	
		off_on_tx_o	diver 1	
		OII_OII_tx_0	uIVIX_4	
		off_on_tx_o	divry 5	
		011_011_tx_0	UIVIX_3	
		off_on_tx_o	divry 6	
		on_on_tx_v	divix_0	
		off_on_tx_o	divry 7	
		•		
		off_on_tx_o	divrx 8	
		•		
		off_on_tx_o	divrx 9	
		•	_	
		off_on_tx_o	divrx_10	
		•	_	
		off_on_tx_c	divrx_11	
		•		
		off_on_tx_o	divrx_12	
		•		
		off_on_tx_o	divrx_13	
		•		
		off_on_tx_o	divrx_14	

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
RX_BUF_SD_ON		Mux	• pulse_4 • pulse_6 • pulse_8 • pulse_10 • pulse_12 • pulse_14 • pulse_16 • pulse_18 • pulse_20 • pulse_22 • pulse_24 • pulse_24 • pulse_28 • pulse_30 • reserved_or • force_on	pulse_6	TODO
RX_BUF_SD_RX	C_OACGAIN_A	Mux	• v0 • v0p5 • v0p75 • v1	v0	TODO
RX_BUF_SD_RX		Mux	• v0 • v0p5 • v0p75 • v1	v1	TODO
	K_@CLK_DIV2_EN	Bool	t/f	f	TODO
RX_BUF_SD_RX		Bool	t/f	f	TODO
RX_BUF_SD_TE	KM <u>Z</u> SEL	Mux	<ul> <li>external</li> <li>r150ohm</li> <li>r120ohm</li> <li>r100ohm</li> <li>r85ohm</li> </ul>	r100ohm	TODO

Table 10 – continued from previous page

Name Instance	Type	Values	Default	Documentation
RX_BUF_SD_THRESHOLD_MV	Num	14.400	30	TODO
		• 15		1020
		• 20		
		• 25		
		• 30		
		• 35		
		• 40		
		• 45		
		• 50		
RX_BUF_SD_VCM-2SEL	Mux		v0p80	TODO
		• tristated1	l serve	
		• tristated2		
		• tristated3		
		• tristated4		
		• v0p35		
		• v0p50		
		• v0p55		
		• v0p60		
		• v0p65		
		• v0p70		
		• v0p75		
		• v0p80		
		•		
		pull_down	strong	
		• pun_down_	strong	
		pull_down	weak	
		•	7	
		pull_up_str	rong	
		•	51.8	
		pull_up_w	eak	
		r and and		
RX_BUF_SX_PDB)-EN	Bool	t/f	f	TODO
RX_BUF_VCM_CURRENT_ADD	Ram	0-3	1	TODO
RX_DESER_CLK_(SEL	Mux		or_cal	TODO
		• or_cal		
		• lc		
		• pld		
RX_DESER_REVERSE_LOOPBAC	KMux		rx	TODO
		• rx		
		• cdr		
RX_EN 0-2	Bool	t/f	f	TODO
RX_MODE_BIT\$ 0-2	Num		8	TODO
		• 8		
		• 10		
		• 16		
		• 20		
RX_SDCLK_EN 0-2	Bool	t/f	f	TODO
<u> </u>	•	•		ulos on novt pago

Table 10 – continued from previous page

Name	Instance	Туре	trom previous pa	Default	Documentation
RX_VCO_BYPA		Mux	clklow fref normal normal_dor	normal	TODO
TX_BUF_CML_		Bool	t/f	f	TODO
TX_BUF_COMM	I@№_MODE_DRIV		• grounded • pull_down • pull_up • pull_up_vcc • tristated1 • tristated2 • tristated3 • tristated4 • v0p35 • v0p50 • v0p55 • v0p60 • v0p65 • v0p70 • v0p75 • v0p80		TODO
TX_BUF_DFT_S	E0-2  R0-RESOLUTION	Mux CMTRAL	vod_en_lsb vod_en_ms vod_en_ms pol_en disabled pre_en_po2		TODO
TX_BUF_EN	0-2	Bool	combination disabled offset_main offset_po1		TODO
TW_DOL_FIN	0-2	D001	u I	1	1000

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
TX_BUF_FIR_C		Mux	10.00	ram	TODO
			• ram		
			dynamic		
TX_BUF_LOCAL	L_OHB_CTL	Mux		r29ohm	TODO
			• r49ohm		
			• r29ohm		
			• r42ohm		
			• r22ohm		
TX_BUF_LST_A		Ram	0-f	0	TODO
TX_BUF_RX_DE		Ram	0-f	0	TODO
TX_BUF_RX_DI		Bool	t/f	f	TODO
TX_BUF_SLEW_	KANE_CTRL	Num	1.5	30	TODO
			• 15		
			• 30		
			• 50 • 90		
			• 160		
			100		
TX_BUF_SWING	G (BØOST DIS	Bool	t/f	f	TODO
TX_BUF_TERM		Mux	,	r100ohm	TODO
III_DOI_IDIUI		1.10/1	• r150ohm	1100011111	
			• r120ohm		
			• r100ohm		
			• r85ohm		
			• external		
TX_BUF_VCM_0		Ram	0-3	1	TODO
TX_BUF_VOD_F	_	Bool	t/f	f	TODO
	W-21ST_POST_TA	PRam	00-1f	0	TODO
TX_BUF_VOD_S		Ram	00-3f	0	TODO
TX_CGB_CLK_N	M0-12E	Mux		disable	TODO
			<ul> <li>disable</li> </ul>		
			•		
			enable_mut	e	
			•		
			enable_mut	e_master_channel	
TY CCR COUN	TEAR_RESET_EN	Bool	t/f	f	TODO
TX_CGB_COUN		Bool	t/f	f	TODO
TX CGB FREF		Bool	t/f	f	TODO
TX_CGB_MUX_	T —	Bool	t/f	f	TODO
TX_CGB_PCIE_	_	Mux	W.I.	normal	TODO
171_CGD_1 CIL_1	1	1,10/	• normal	11011111111	1000
			• pcie		
			F		
			I	I	

Table 10 – continued from previous page

Name	Instance	Type	d from previous pa	Default	Documentation
TX_CGB_RX_IQ		Mux	values	tristate	TODO
TA_COB_RA_IQ	(UBA_SEL	Mux	cgb_x1_m_ rx_output tristate		ТОБО
TX_CGB_SYNC	0-2	Mux	• normal • sync_rst	sync_rst	TODO
TX_CGB_X1_CI	OCK_SOURCE_S	EMux	up_segmen down_segm ffpll ch1_txpll_t ch2_txpll_t same_ch_tx hfclk_xn_u hfclk_cn1_ hfclk_xn_d hfclk_ch1_	ented  spll  p  x6_dn	TODO
TX_CGB_X1_DI	V <u>0</u> ¥M_SEL	Num	• 1-2 • 4 • 8	1	TODO
TX_CGB_XN_C	L <b>OC</b> K_SOURCE_S	SEM/ux	• xn_up • ch1_x6_dn • xn_dn • ch1_x6_up • cgb_x1_m_	.div	TODO

Table 10 – continued from previous page

TX_MODE_BITS 0-2	Name In	nstance	Type	Values	Default	Documentation
TX_SER_DUTY_GNTLE_TIME	TX_MODE_BIT\$ 0-	-2		• 10 • 16 • 20	8	TODO
TX_SER_DUTY_GNTLE_TIME	TX_SER_CLK_DIV	-ZX_DESKEW	Ram	0-f	0	TODO
TX_SER_POST_TAP2_1_EN			Ram	0-7	3	TODO
TX_VREF_ES_TAB-2	TX_SER_FORCED0-	DATA_MODE_I	E <b>B</b> lool	t/f	f	TODO
Vref_10r_ov_18r     Vref_11r_ov_19r     Vref_12r_ov_20r     Vref_13r_ov_21r     Vref_14r_ov_22r     Vref_16v_ov_22v     Vref	TX_SER_POST_TAN	P2_1_EN	Bool	t/f	f	TODO
RX_IQCLK_BUF_6N Bool t/f f TODO  FFPLL_IQTXRX_C0_6_DIRECTION Mux  • tristate • up • down  FFPLL_IQCLK_DIRECTION  Mux  • tristate • up • down  CLKBUF_DIV2_EN Bool t/f f TODO  CLKBUF_LVPECL_DIS Bool t/f t TODO  CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_VCM_PUP  Mux  • tristate • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll • other_segmented			Mux	vref_11r_ov vref_12r_ov vref_13r_ov	18r 19r 20r 21r	TODO
RX_IQCLK_BUF_6N Bool t/f f TODO  FFPLL_IQTXRX_CO_S_DIRECTION Mux  • tristate • up • down  FFPLL_IQCLK_DIRECTION  Mux  • tristate • up • down  CLKBUF_DIV2_EN Bool t/f f TODO  CLKBUF_LVPECL_DIS Bool t/f t TODO  CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_VCM_PUP  Mux  • tristate • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll • other_segmented	REF IQCLK BUF0	EN	Bool	t/f	f	TODO
FFPLL_IQTXRX_C0_K_DIRECTION Mux  • tristate • up • down  FFPLL_IQCLK_DIRECTION  Mux  • tristate • up • down  CLKBUF_DIV2_EN  CLKBUF_LVPECL_DIS  Bool  CLKBUF_TERM_DIS  CLKBUF_TERM_DIS  CLKBUF_VCM_PUP  Mux  • tristate • up • down  TODO  TODO  CLKBUF_LVPECL_DIS  Bool  t/f  t  TODO  CLKBUF_TERM_DIS  CLKBUF_VCM_PUP  Mux  • tristate • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll • other_segmented			Bool	t/f	f	TODO
CLKBUF_DIV2_EN Bool t/f f TODO  CLKBUF_LVPECL_DIS Bool t/f t TODO  CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_VCM_PUP Mux tristate  • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll • other_segmented	FFPLL_IQTXRXC0	<b>S</b> _DIRECTION	Mux	• up	tristate	TODO
CLKBUF_LVPECL_DIS Bool t/f t TODO  CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_VCM_PUP Mux tristate  • tristate  • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll  • other_segmented	FFPLL_IQCLK_DIR	RECTION	Mux	• up		TODO
CLKBUF_LVPECL_DIS Bool t/f t TODO  CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_VCM_PUP Mux tristate  • tristate  • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll  • other_segmented	CLKBUE DIV2 EN		Bool	t/f	f	TODO
CLKBUF_TERM_DIS Bool t/f t TODO  CLKBUF_VCM_PUP Mux tristate  • tristate  • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll  • other_segmented						
CLKBUF_VCM_PUP  Mux  • tristate  • vcc  SEGMENTED_0_DOWN_MUX_SELMux  • ch2_txpll  • other_segmented					-	
• ch2_txpll • other_segmented				• tristate		
continues on next nac	SEGMENTED_0_DO	OWN_MUX_SE	LMux	• other_segme	ented	

Table 10 – continued from previous page

Name Instance	ole 10 – continued Type	Values	Default	Documentation
SEGMENTED_1_DOWN_MUX_SE		Valado	pd_2	TODO
526.7.2.7.252_1_56 #17_572		• fpllin • mux1 • ch0_txpll • pd_2	Fu_2	1020
SEGMENTED_1_UP_MUX_SEL	Mux	• fpllin • mux1 • ch2_txpll • pd_2 • ch1_txpll_b • ch1_txpll_t		TODO
XN_DN_SEL	Mux	• xn_dn • x6_up • x6_dn • pd_xn_dn	pd_xn_dn	TODO
XN_UP_SEL	Mux	• xn_up • x6_up • x6_dn • pd_xn_up	pd_xn_up	TODO
CLKBUF_DIV2_EN	Bool	t/f	f	TODO
CLKBUF_LVPECL_DIS	Bool	t/f	t	TODO
CLKBUF_TERM_DIS	Bool	t/f	t	TODO
CLKBUF_VCM_PUP	Mux	• tristate • vcc	tristate	TODO
SEGMENTED_0_DOWN_MUX_SE	LMux	• ch2_txpll • other_segm • pd_1	pd_1 ented	TODO
SEGMENTED_1_DOWN_MUX_SE	LMux	ch1_txpll_b  ch1_txpll_t  fpllin  mux2  ch0_txpll  pd_2		TODO
	•		continu	ies on next nage

Table 10 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
SEGMENTED_1	UP_MUX_SEL	Mux		ch2_txpll	TODO
			<ul> <li>fpllin</li> </ul>		
			• mux2		
			• pd_2		
			• ch2_txpll		

#### 2.3.18 HMC

The Hardware memory controller controls sets of GPIOs to implement modern SDR and DDR memory interfaces. In the sx dies one of them is taken over by the HPS. They can be bypassed in favor of direct access to the GPIOs.

TODO: everything, and in particular the hmc-input -> GPIO input mapping when bypassed.

Name	Instance	Туре	Values	Default	Documentation
AC_DELAY_EN		Ram	0-3	0	TODO
ADDR_ORDER		Mux	chip_row_b chip_bank_ row_chip_b	row_col	olTODO
ATTR_COUNTE	R_ONE_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ONE_RESET	Ram	0-1	0	TODO
ATTR_COUNTE	R_ZERO_MASK	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_MATCH	Ram	64 bits	0	TODO
ATTR_COUNTE	R_ZERO_RESET	Ram	0-1	0	TODO
ATTR_DEBUG_S	SELECT_BYTE	Ram	32 bits	0	TODO
ATTR_STATIC_C	ONFIG_VALID	Bool	t/f	f	TODO
A_CSR_ATPG_E	N	Bool	t/f	f	TODO
A_CSR_LPDDR_	DIS	Bool	t/f	f	TODO
A_CSR_PIPELIN	EGLOBALENABI	Bool	t/f	f	TODO
A_CSR_RESET_	DELAY_EN	Bool	t/f	f	TODO
A_CSR_WRAP_I	BC_EN	Bool	t/f	f	TODO
CAL_REQ		Bool	t/f	f	TODO
CFG_BURST_LE	NGTH	Num	• 0 • 2 • 4 • 8 • 16	0	TODO

Table 11 – continued from previous page

Name Instance	Туре	d from previous pa	Default	Documentation
CFG_INTERFACE_WIDTH	Num		0	TODO
		• 0		
		• 8		
		• 16		
		• 24		
		• 32		
		• 40		
CFG_SELF_RFSH_EXIT_CYCLES	Num		0	TODO
		• 0		
		• 37		
		• 44		
		• 52		
		• 59		
		• 74		
		• 88		
		• 200		
		• 512		
CFG_STARVE_LIMIT	Ram	00-3f	0	TODO
CFG_TYPE	Mux	00 31	ddr	TODO
		• ddr		
		• ddr2		
		• ddr3		
		• lpddr		
		• lpddr2		
		1		
CLR_INTR	Bool	t/f	f	TODO
CTL_ECC_ENABLED	Bool	t/f	f	TODO
CTL_ECC_RMW_ENABLED	Bool	t/f	f	TODO
CTL_REGDIMM_ENABLED	Bool	t/f	f	TODO
CTL_USR_REFRESH	Bool	t/f	f	TODO
DATA_WIDTH	Num	1.0	16	TODO
		• 16		
		• 32		
		• 64		
DBE_INTR	Bool	t/f	f	TODO
DDIO_ADDR_EN	Ram	0000-ffff	0	TODO
DDIO_BA_EN	Ram	0-7	0	TODO
DDIO_CAS_N_EN	Bool	t/f	f	TODO
DDIO_CKE_EN	Ram	0-3	0	TODO
DDIO_CS0_N_EN	Ram	0-3	0	TODO
DDIO_DM_EN	Ram	00-1f	0	TODO
DDIO_DQSB_EN	Ram	00-1f	0	TODO
DDIO_DQSLOGIC_EN	Ram	00-1f	0	TODO
DDIO_DQS_EN	Ram	00-1f	0	TODO
DDIO_DQ_EN	Ram	45 bits	0	TODO
DDIO_MEM_CLK_EN	Bool	t/f	f	TODO
DDIO_MEM_CLK_N_EN	Bool	t/f	f	TODO

Table 11 – continued from previous page

Name	Instance	ole 11 – continue Type	Values	Default	Documentation
DDIO_ODT_EN	instance	Ram	0-3	0	TODO
DDIO_ODT_EN	NI .	Bool	t/f	f	TODO
DDIO_RESET_N		Bool	t/f	f	TODO
DDIO_RESE1_N		Bool	t/f	f	TODO
DELAY_BONDI			0-3		TODO
DFX_BYPASS_E		Ram	t/f	0	
		Bool	t/f	f f	TODO
DISABLE_MERO DOA DELAY E		Bool	0-3		TODO
`		Ram		0	TODO
DQSLOGIC_DEI		Ram	0-3	0	TODO
DQ_DELAY_EN		Ram	0-3	0	TODO
ENABLE_ATPG		Bool	t/f	f	TODO
	ING_WRAPBACK		t/f	f	TODO
ENABLE_BURS		Bool	t/f	f	TODO
ENABLE_BURS		Bool	t/f	f	TODO
ENABLE_DQS_		Bool	t/f	f	TODO
	CODE_OVERWRIT		t/f	f	TODO
ENABLE_INTR		Bool	t/f	f	TODO
ENABLE_NO_D		Bool	t/f	f	TODO
ENABLE_PIPEL		Bool	t/f	f	TODO
	LK_ACT_TO_ACT		0-f	0	TODO
	LK_ACT_TO_ACT		0-f	0	TODO
	LK_ACT_TO_PCH		0-f	0	TODO
	_K_ACT_TO_RDW		0-f	0	TODO
	LK_ARF_PERIOD		0-f	0	TODO
	LK_ARF_TO_VAL		0-f	0	TODO
	LK_FOUR_ACT_T		0-f	0	TODO
	LK_PCH_ALL_TO		0-f	0	TODO
	LK_PCH_TO_VAL		0-f	0	TODO
	LK_PDN_PERIOD		0-f	0	TODO
	LK_PDN_TO_VAL		0-f	0	TODO
EXTRA_CTL_C	LK_RD_AP_TO_V	A IRIADn	0-f	0	TODO
EXTRA_CTL_C	LK_RD_TO_PCH	Ram	0-f	0	TODO
EXTRA_CTL_C		Ram	0-f	0	TODO
EXTRA_CTL_C	LK_RD_TO_RD_D	IIII a <u>r</u> 6HIP	0-f	0	TODO
EXTRA_CTL_C	LK_RD_TO_WR	Ram	0-f	0	TODO
EXTRA_CTL_C	LK_RD_TO_WR_B	Ram	0-f	0	TODO
	LK_RD_TO_WR_D		0-f	0	TODO
	LK_SRF_TO_VALI		0-f	0	TODO
	LK_SRF_TO_ZQ_0		0-f	0	TODO
EXTRA_CTL_C	LK_WR_AP_TO_V	ARAD	0-f	0	TODO
	K_WR_TO_PCH	Ram	0-f	0	TODO
EXTRA_CTL_C	K_WR_TO_RD	Ram	0-f	0	TODO
EXTRA_CTL_C	K_WR_TO_RD_B	Ram	0-f	0	TODO
EXTRA_CTL_C	.K_WR_TO_RD_D	OI <b>RE</b> nCHIP	0-f	0	TODO
EXTRA_CTL_C	K_WR_TO_WR	Ram	0-f	0	TODO
EXTRA_CTL_C	_K_WR_TO_WR_I	O <b>IR</b> E_CHIP	0-f	0	TODO
GANGED_ARF		Bool	t/f	f	TODO
GEN_DBE		Ram	0-1	0	TODO
GEN_SBE		Ram	0-1	0	TODO
	1		1	1	ntinues on nevt nage

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documentation
IF_DQS_WIDTH	Num		0	TODO
		• 0-5		
INC_SYNC	Num		2	TODO
		• 2-3		
LOCAL_IF_CS_WIDTH	Num		0	TODO
		• 0-4		
MASK_CORR_DROPPED_INTR		t/f	f	TODO
MEM_AUTO_PD_CYCLES	Ram	0000-ffff	0	TODO
MEM_CLK_ENTRY_CYCLES	Ram	0-f	0	TODO
MEM_IF_AL	Num		0	TODO
		• 0-10		
MEM_IF_BANKADDR_WIDTH	Num		0	TODO
		• 0		
		• 2-3		
MEM IE COLADDA WIDTH	Num		0	TODO
MEM_IF_COLADDR_WIDTH	Nulli	• 0	0	1000
		• 8-12		
		0-12		
MEM_IF_ROWADDR_WIDTH	Num		0	TODO
WIEW_II*_KOWADDK_WIDTII	Num	• 0		TODO
		• 12-16		
		12 10		
MEM_IF_TCCD	Num		0	TODO
	- 1, 2, 2, 2	• 0-4		
MEM_IF_TCL	Num		0	TODO
		• 0		
		• 3-11		
MEM_IF_TCWL	Num		0	TODO
		• 0-8		
MEM_IF_TFAW	Num		0	TODO
		• 0-32		
MEM_IF_TMRD	Num		0	TODO
		• 0		
		• 2		
		• 4		
MEM IE TDAS	Num			TODO
MEM_IF_TRAS	Num	• 0-29	0	TODO
		0-29		
				ntinues on nevt nage

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documentation
MEM_IF_TRC	Num	Values	0	TODO
WEW_H_TRE	Num	• 0-40	U	ТОВО
MEM_IF_TRCD	Num	• 0-11	0	TODO
MEM_IF_TREFI	Ram	0000-1fff	0	TODO
MEM_IF_TRFC	Ram	00-ff	0	TODO
MEM_IF_TRP	Num	• 0 • 2-10	0	TODO
MEM_IF_TRRD	Num	• 0-6	0	TODO
MEM_IF_TRTP	Num	• 0-8	0	TODO
MEM_IF_TWR	Num	• 0-12	0	TODO
MEM_IF_TWTR	Num	• 0-6	0	TODO
MMR_CFG_MEM_BL	Num	• 2 • 4 • 8 • 16	2	TODO
OUTPUT_REGD	Bool	t/f	f	TODO
PDN_EXIT_CYCLES	Mux	<ul><li>disabled</li><li>fast</li><li>slow</li></ul>	disabled	TODO
POWER_SAVING_EXIT_CYCLES		0-f	0	TODO
PRIORITY_REMAP	Mux	<ul> <li>disabled</li> <li>priority_0</li> <li>priority_1</li> <li>priority_2</li> <li>priority_3</li> <li>priority_4</li> <li>priority_5</li> <li>priority_6</li> <li>priority_7</li> </ul>	disabled	TODO

Table 11 – continued from previous page

Nama		Tuno			Decumentation
			values		
Name READ_ODT_CH	Instance	Type Mux	values  disabled  read_chip0  read_chip0  read_chip0  read_chip0  read_chip0  read_chip0  read_chip0  read_chip0  read_chip0	Default disabled  _odt0_chip1 _odt1_chip1 _odt01_chip1 _chip1_odt0 _odt0_chip1_odt0 _odt1_chip1_odt0 _odt01_chip1_odt0 _odt01_chip1_odt0 _chip1_odt1	TODO TODO
			read_chip0 read_chip0	_	
			•	_odt01_chip1_odt1 _chip1_odt01	
			read_chip0_	odt0_chip1_odt01 odt1_chip1_odt01 odt01_chip1_odt01	
REORDER_DAT	A	Bool	t/f	f	TODO
SBE_INTR		Bool	t/f	f	TODO
TEST_MODE		Bool	t/f	f	TODO
USER_ECC_EN		Bool	t/f	f	TODO

Table 11 – continued from previous page

Name Instance	Type	Values	Default	Documentation
WRITE_ODT_CHIP	Mux		disabled	TODO
		• disabled		
		write_chip0	_odt0_chip1	
		write_chip0	_odt1_chip1	
		write_chip0	_odt01_chip1	
		write_chip0	_chip1_odt0	
		write_chip0	_odt0_chip1_odt0	
		write_chip0	_odt1_chip1_odt0	
		write_chip0	_odt01_chip1_odt0	
		write_chip0	_chip1_odt1	
		write_chip0	_odt0_chip1_odt1	
		write_chip0	_odt1_chip1_odt1	
		write_chip0_	_odt01_chip1_odt1	
		write_chip0_	_chip1_odt01	
		write_chip0_	_odt0_chip1_odt01	
		write_chip0_	_odt1_chip1_odt01	
		write_chip0	_odt01_chip1_odt0	1
INST_ROM_DATA0-127	Ram	20 bits	0	TODO
AC_ROM_DATA 0-39	Ram	30 bits	0	TODO
AUTO_PCH_ENA <b>B</b> 15E	Bool	t/f	f	TODO
CLOCK_OFF 0-5	Bool	t/f	f	TODO
CPORT_RDY_ALMOST_FU		t/f	f	TODO
CPORT_RFIFO_MAB	Ram	0-3	0	TODO
CPORT_TYPE 0-5	Mux	<ul><li>disabled</li><li>write</li><li>read</li><li>bi_direction</li></ul>	disabled	TODO
CPORT_WFIFO_M0AP	Ram	0-3	0	TODO
CYC_TO_RLD_JA <b>RS</b>	Ram	00-ff	0	TODO
ENABLE_BONDINGS	Bool	t/f	f	TODO
	I	1		

Table 11 – continued from previous page

Name	Instance	Туре	Values	Default	Documentation
PORT_WIDTH	0-5	Num	• 32 • 64 • 128 • 256	32	TODO
RCFG_STATIC_V	W <b>E</b> LIGHT	Ram	00-1f	0	TODO
RCFG_USER_PF	I <b>OE</b> ITY	Ram	0-7	0	TODO
THLD_JAR1	0-5	Ram	00-3f	0	TODO
THLD_JAR2	0-5	Ram	00-3f	0	TODO
RFIFO_CPORT_	MØ <del>L</del> B	Num	• 0-5	0	TODO
SINGLE_READY	0-3	Mux	• concatenate • separate	concatenate	TODO
SYNC_MODE	0-3	Mux	asynchrono synchronou		TODO
USE_ALMOST_	EMABTY	Bool	t/f	f	TODO
WFIFO_CPORT_	M)AP	Num	• 0-5	0	TODO
WFIFO_RDY_AI		Bool	t/f	f	TODO
RCFG_SUM_WT	_ <b>P</b> RTIORITY	Ram	00-ff	0	TODO

#### 2.3.19 HPS

The interface between the FPGA and the Hard processor system is done through 37 specialized blocks or 28 different types.

TODO: everything. GOUT/GIN/DCMUX mapping is done except for HPS\_CLOCKS.

#### HPS\_BOOT

#### **HPS\_CLOCKS**

Name	Instance	Type	Values	Default	Documentation
RIGHT_CLOCK_SEL	0-8	Ram	0-3	3	TODO
TOP_CLOCK_SEL	0-8	Ram	0-3	3	TODO

**HPS CLOCKS RESETS** 

HPS\_CROSS\_TRIGGER

**HPS DBG APB** 

HPS\_DMA

HPS\_FPGA2HPS

**HPS FPGA2SDRAM** 

HPS\_HPS2FPGA

HPS\_HPS2FPGA\_LIGHT\_WEIGHT

HPS\_INTERRUPTS

**HPS\_JTAG** 

HPS\_LOAN\_IO

HPS\_MPU\_EVENT\_STANDBY

HPS\_MPU\_GENERAL\_PURPOSE

HPS\_PERIPHERAL\_CAN

(2 blocks)

**HPS PERIPHERAL EMAC** 

(2 blocks)

HPS\_PERIPHERAL\_I2C

(4 blocks)

HPS\_PERIPHERAL\_NAND

HPS\_PERIPHERAL\_QSPI

HPS\_PERIPHERAL\_SDMMC

HPS\_PERIPHERAL\_SPI\_MASTER

(2 blocks)

HPS\_PERIPHERAL\_SPI\_SLAVE

(2 blocks)

HPS\_PERIPHERAL\_UART

(2 blocks)

HPS\_PERIPHERAL\_USB

(2 blocks)

HPS\_STM\_EVENT

HPS\_TEST

HPS\_TPIU\_TRACE

## 2.4 Options

Name	Туре	Values	Default	Documentation
ALLOW_DEVICE_V	V <b>IB</b> E <u>61</u> OUTPUT_ENAI	BLLÆ_DIS	f	TODO
COMPRESSION_DIS	\$ Bool	t/f	f	TODO
CRC_DIVIDE_ORD	ERNum	• 0-8	0	TODO
CRC_ERROR_DETE	CBTON_EN	t/f	f	TODO
CVPCIE_MODE	Ram	0-3	0	TODO
CVP_CONF_DONE_	E <b>B</b> lool	t/f	f	TODO
DEVICE_WIDE_RE	SHBIo <u>d</u> EN	t/f	f	TODO
DRIVE_STRENGTH	Ram	0-3	0	TODO
IDCODE	Ram	00-ff		TODO
IOCSR_READY_FROMo@ISR_DONE_EN		t/f	f	TODO
JTAG_ID	Ram	32 bits		TODO
NCEO_DIS	Bool	t/f	f	TODO
OCT_DONE_DIS	Bool	t/f	f	TODO
OPT_A	Ram	0000-ffff		TODO
OPT_B	Ram	64 bits		TODO
RELEASE_CLEARS	_BBG5ORE_TRISTATE	S <u>t</u> ÆDIS	f	TODO
RETRY_CONFIG_O	N <u>B</u> GRIROR_EN	t/f	f	TODO
START_UP_CLOCK	Ram	00-ff	40	TODO

**CHAPTER** 

**THREE** 

### **CYCLONEV LIBRARY USAGE**

## 3.1 Library structure

The library provides a CycloneV class in the mistral namespace. Information is provided to allow to choose a CycloneV::Model object which represents a sold FPGA variant. Then a CycloneV object can be created from it. That object stores the state of the FPGA configuration and allows to read and modify it.

All the types, enums, functions, methods, arrays etc described in the following paragraph are in the CycloneV class.

## 3.2 Packages

```
enum package_type_t;

struct CycloneV::package_info_t {
   int pin_count;
   char type;
   int width_in_pins;
   int height_in_pins;
   int width_in_mm;
   int height_in_mm;
   int height_in_mm;
};
const package_info_t package_infos[5+3+3];
```

The FPGAs are sold in 11 different packages, which are named by their type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and their width in mm.

Enum	Type	Pins	Size in mm	Size in pins
PKG_F17	f	256	16x16	17x17
PKG_F23	f	484	22x22	23x23
PKG_F27	f	672	26x26	27x27
PKG_F31	f	896	30x30	31x31
PKG_F35	f	1152	34x34	35x35
PKG_U15	u	324	18x18	15x15
PKG_U19	u	484	22x22	19x19
PKG_U23	u	672	28x28	23x23
PKG_M11	m	301	21x21	11x11
PKG_M13	m	383	25x25	13x13
PKG_M15	m	484	28x28	15x15

#### 3.3 Model information

```
enum die_type_t { E50F, GX25F, GT75F, GT150F, GT300F, SX50F, SX120F };
struct Model {
  const char *name;
  const variant_info &variant;
 package_type_t package;
 char temperature;
 char speed;
  char pcie, gxb, hmc;
  uint16_t io, gpio;
struct variant_info {
 const char *name;
  const die_info ¨
 uint16_t idcode;
 int alut, alm, memory, dsp, dpll, dll, hps;
};
struct die info {
  const char *name;
  die_type_t type;
 uint8_t tile_sx, tile_sy;
};
const Model models[];
CycloneV *get_model(std::string model_name);
```

A Model is built from a package, a variant and a temperature/speed grade. A variant selects a die and which hardware is active on it.

The Model fields are:

- name the SKU, for instance 5CSEBA6U23I7
- variant its associated variant\_info
- · package the packaging used
- temperature the temperature grade, 'A' for automotive (-45..125C), 'I' for industrial (-40..100C), 'C' for commercial (0..85C)
- speed the speed grade, 6-8, smaller is faster
- pcie number of PCIe interfaces (depends on both variant and number of available pins)
- gxb ??? (same)
- hmc number of Memory interfaces (same)
- io number of i/os
- gpio number of fpga-usable gpios

The Variant fields are:

- name name of the variant, for instance se120b
- die its associated die\_info

- idcode the IDCODE associated to this variant (not unique per variant at all)
- alut number of LUTs
- alm number of logic elements
- memory bits of memory
- dsp number of dsp blocks
- dpll number of plls
- dll number of delay-locked loops
- hps number of arm cores

The Die usable fields are:

- name name of the die, for instance sx120f
- type the enum value for the die type
- tile\_sx, tile\_sy size of the tile grid

The limits indicated in the variant structure may be lower than the theoretical die capabilities. We have no idea what happens if these limits are not respected.

To create a CycloneV object, the constructor requires a Model \*. Either choose one from the models array, or, in the usual case of selection by sku, the CycloneV::get\_model function looks it up and allocates one. The models array ends with a nullptr name pointer.

The get\_model function implements the alias "ms" for the 5CSEBA6U23I7 used in the de10-nano, a.k.a MiSTer.

## 3.4 pos, rnode and pnode

The type pos\_t represents a position in the grid. xy2pos allows to create one, pos2x and pos2y extracts the coordinates.

```
using rnode_t = uint32_t;  // Route node id
enum rnode_type_t;
const char *const rnode_type_names[];
rnode_type_t rnode_type_lookup(const std::string &n) const;

constexpr rnode_t rnode(rnode_type_t type, pos_t pos, uint32_t z);
constexpr rnode_t rnode(rnode_type_t type, uint32_t x, uint32_t z);
constexpr rnode_type_t rn2t(rnode_t rn);
constexpr pos_t rn2p(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2x(rnode_t rn);
constexpr uint32_t rn2z(rnode_t rn);
std::string rn2s(rnode_t rn);
```

A rnode\_t represents a note in the routing network. It is characterized by its type (rnode\_type\_t) and its coordinates (x, y for the tile, z for the instance number in the tile). Those functions allow to create one and extract the different

components. rnode\_types\_names gives the string representation for every rnode\_type\_t value, and rnode\_type\_lookup finds the rnode\_type\_t for a given name. rn2s provides a string representation of the rnode (TYPE.xxx.yyy.zzzz).

The rnode\_type\_t value 0 is NONE, and a rnode\_t of 0 is guaranteed invalid.

```
using pnode_t = uint64_t;
                                    // Port node id
enum block type t;
const char *const block_type_names[];
block_type_t block_type_lookup(const std::string &n) const;
enum port_type_t;
const char *const port_type_names[];
port_type_t port_type_lookup (const std::string &n) const;
constexpr pnode_t pnode(block_type_t bt, pos_t pos, port_type_t pt, int8_t bindex,_
→int16_t pindex);
constexpr pnode_t pnode(block_type_t bt, uint32_t x, uint32_t y, port_type_t pt, int8_
→t bindex, int16_t pindex);
constexpr block_type_t pn2bt(pnode_t pn);
constexpr port_type_t pn2pt (pnode_t pn);
constexpr uint32_t pn2x (pnode_t pn);
constexpr uint32_t pn2y (pnode_t pn);
constexpr int8_t pn2bi (pnode_t pn);
constexpr int16_t pn2pi (pnode_t pn);
std::string pn2s(pnode_t pn);
```

A pnode\_t represents a port of a logical block. It is characterized by the block type (block\_type\_t), the block tile position, the block number instance (when appropriate, -1 when not), the port type (port\_type\_t) and the bit number in the port (when appropriate, -1 when not). pn2s provides the string representation BLOCK.xxx.yyy(.instance):PORT(.bit)

The block\_type\_t value 0 is BNONE, the port\_type\_t value 0 is PNONE, and pnode\_t 0 is guaranteed invalid.

```
rnode_t pnode_to_rnode(pnode_t pn) const;
pnode_t rnode_to_pnode(rnode_t rn) const;
```

These two methods allow to find the connections between the logic block ports and the routing nodes. It is always 1:1 when there is one.

## 3.5 Routing network management

```
void rnode_link(rnode_t n1, rnode_t n2);
void rnode_link(pnode_t p1, rnode_t n2);
void rnode_link(rnode_t n1, pnode_t p2);
void rnode_link(pnode_t p1, pnode_t p2);
void rnode_unlink(rnode_t n2);
void rnode_unlink(pnode_t p2);
```

The method rnode\_link links two nodes together with n1 as source and n2 as destination, automatically converting from pnode\_t to rnode\_t when needed. rnode\_unlink disconnects anything connected to the destination n2.

There are two special cases. DCMUX is a 2:1 mux which selects between a data and a clock signal and has no disconnected state. Unlinking it puts in in the default clock position. Most SCLK muxes use a 5-bit vertical configuration where up to 5 inputs can be connected and the all-off configuration is not allowed. Usually at least one input goes to vcc, but in some cases all five are used and unlinking selects the 4th input (the default in that case).

```
std::vector<std::pair<rnode_t, rnode_t>> route_all_active_links() const;
std::vector<std::pair<rnode_t, rnode_t>> route_frontier_links() const;
```

route\_all\_active\_links gives all current active connections. route\_frontier\_links solves these connections to keep only the extremities, giving the inter-logic-block connections directly.

## 3.6 Logic block management

The numerous xxx\_get\_pos() methods gives the list of positions of logic blocks of a given type. The known types are lab, mlab, ml0k, dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf, lvl, ctrl, pma3, serpar, term and hip. A vector is empty when a block type doesn't exist in the given die.

In the hps case the 37 blocks can be indexed by hps\_index\_t enum.

```
enum { MT_MUX, MT_NUM, MT_BOOL, MT_RAM };
enum bmux_type_t;
const char *const bmux_type_names[];
bmux_type_t bmux_type_lookup(const std::string &n) const;
struct bmux_setting_t {
 block_type_t btype;
 pos_t pos;
 bmux_type_t mux;
 int midx;
 int type;
 bool def;
 uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
 std::vector<uint8_t> r;
};
int bmux_type(block_type_t btype, pos_t pos, bmux_type_t mux, int midx) const;
bool bmux_get(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_setting_
→t &s) const;
bool bmux_set(const bmux_setting_t &s);
bool bmux_m_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bmux_type_t_
bool bmux_n_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint32_t s);
bool bmux_b_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, bool s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, uint64_t s);
bool bmux_r_set(block_type_t btype, pos_t pos, bmux_type_t mux, int midx, const_
std::vector<bmux_setting_t> bmux_get() const;
```

These methods allow to manage the logic blocks muxes configurations. A mux is characterized by its block (type and position), its type (bmux\_type\_t) and its instance number (0 if there is only one). There are four kinds of muxes, symbolic (MT\_MUX), numeric (MT\_NUM), booolean (MT\_BOOL) and ram (MT\_RAM).

bmux\_type looks up a mux and returns its MT\_\* type, or -1 if it doesn't exist. bmux\_get reads the state of a mux and returns it in s and true when found, false otherwise. The def field indicates whether the value is the default. The bmux\_set sets a mux generically, and the bmux\_\*\_set sets it per-type.

The no-parameter bmux\_get version returns the state of all muxes of the FPGA.

## 3.7 Inverters management

```
struct inv_setting_t {
   rnode_t node;
   bool value;
   bool def;
};

std::vector<inv_setting_t> inv_get() const;
bool inv_set(rnode_t node, bool value);
```

inv\_get() returns the state of the programmable inverters, and inv\_set sets the state of one. The field def is currently very incorrect.

## 3.8 Pin/package management

```
enum pin_flags_t : uint32_t {
  PIN_IO_MASK = 0x00000007,
 PIN_DPP = 0x00000001, // Dedicated Programming Pin
PIN_HSSI = 0x00000002, // High Speed Serial Interface input
PIN_JTAG = 0x00000003, // JTAG
PIN_GPIO = 0x00000004, // General-Purpose I/O
  PIN_HPS = 0x00000008, // Hardware Processor System
  PIN_DIFF_MASK = 0x00000070,
  PIN_DM = 0x00000010,
PIN_DQS = 0x00000020,
  PIN_DQS_DIS = 0x00000030,
  PIN_DQSB = 0x00000040,
  PIN\_DQSB\_DIS = 0x00000050,
  PIN_TYPE_MASK = 0x00000f00,
  PIN\_DO\_NOT\_USE = 0x00000100,
  PIN\_GXP\_RREF = 0x00000200,
  PIN_NC = 0x00000300,

PIN_VCC = 0x00000400,
  PIN_VCCL_SENSE = 0x00000500,
  PIN_VCCN = 0x00000600,
  PIN_VCCPD = 0x0000700,
PIN_VREF = 0x00000800,
PIN_VSS = 0x0000900,
  PIN_VSS_SENSE = 0x00000a00,
} ;
struct pin_info_t {
  uint8_t x;
  uint8_t y;
  uint16_t pad;
  uint32_t flags;
  const char *name;
```

(continued from previous page)

```
const char *function;
const char *io_block;
double r, c, 1, length;
int delay_ps;
int index;
};
const pin_info_t *pin_find_pos(pos_t pos, int index) const;
```

The pin\_info\_t structure describes a pin with:

- x, y its coordinates in the package grid (not the fpga grid, the pins one)
- pad either 0xffff (no associated gpio) or (index << 14) | tile\_pos, where index indicates which pad of the gpio is connected to the pin
- flags flags describing the pin function
- name pin name, like A1
- function pin function as text, like "GND"
- io\_block name of the I/O block for power purposes, like 9A
- r, c, l electrical characteristics of the pin-pad connection wire
- length length of the wire
- delay\_ps usual signal transmission delay is ps
- index pin sub-index for hssi\_input, hssi\_output, dedicated programming pins and jtag

The pin\_find\_pos method looks up a pin from a gpio tile/index combination.

## 3.9 Options

```
struct opt_setting_t {
   bmux_type_t mux;
   bool def;
   int type;
   uint32_t s; // bmux_type_t, or number, or bool value, or count of bits for ram
   std::vector<uint8_t> r;
};

int opt_type(bmux_type_t mux) const;
bool opt_get(bmux_type_t mux, opt_setting_t &s) const;
bool opt_set(const opt_setting_t &s);
bool opt_m_set(bmux_type_t mux, bmux_type_t s);
bool opt_n_set(bmux_type_t mux, uint32_t s);
bool opt_b_set(bmux_type_t mux, bool s);
bool opt_r_set(bmux_type_t mux, uint64_t s);
bool opt_r_set(bmux_type_t mux, const std::vector<uint8_t> &s);
std::vector<opt_setting_t> opt_get() const;
```

The options work like the block muxes without a block, tile or instance number. They're otherwise the same.

3.9. Options 99

# 3.10 Bitstream management

```
void clear();
void rbf_load(const void *data, uint32_t size);
void rbf_save(std::vector<uint8_t> &data);
```

The clear method returns the FPGA state to all defaults. rbf\_load parses a raw bitstream file from memory and loads the state from it. rbf\_save generats a rbf from the current state.

**CHAPTER** 

**FOUR** 

### THE MISTRAL-CV COMMAND-LINE PROGRAM

The mistral-cv command line program allows for a minimal interfacing with the library. Calling it without parameters shows the possible usages.

#### 4.1 models

mistral-cv models

Lists the known models with their SKU, IDCODE, die, variant, package, number of pins, temperature grade and speed grade.

#### 4.2 routes

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf.

### 4.3 routes2

mistral-cv routes <model> <file.rbf>

Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a port mapping associated.

## 4.4 cycle

mistral-cv cycle <model> <file.rbf> <file2.rbf>

Loads the rbf in file1.rbf and saves is back in file2.rbf. Useful to test if the framing/unframing of oram/pram/cram works correctly.

### 4.5 bels

```
mistral-cv bels <model>
```

Dumps a list of all the logic elements of a model (only depends on the die in practice).

## 4.6 decomp

```
mistral-cv decomp <model> <file.rbf> <file.bt>
```

Decompiles a bitstream into a compilable source. Only writes down what is identified as not being in default state.

## 4.7 comp

```
mistral-cv comp <file.bt> <file.rbf>
```

Compiles a source into a bitstream. The source includes the model information.

#### 4.8 diff

```
mistral-cv diff <model> <file1.rbf> <file2.rbf>
```

Compares two rbf files and identifies the differences in terms of oram, pram and cram. Useful to list mismatches after a decomp/comp cycle.

**CHAPTER** 

**FIVE** 

#### MISTRAL CYCLONEV LIBRARY INTERNALS

#### 5.1 Structure

A large part of the library is generated code from information in the data directory. The exception is the routing data that is converter to compressed binary and put in the gdata directory. All the conversions are done with python programs and shell scripts in the tools directory.

## 5.2 Routing data

The routing data is stored in bzip2-compressed text files named <die>-r.txt.bz2. Each line describes a routing mux.

A mux description looks like that:

```
H14.000.032.0003 4:0024_2832 0:GIN.000.032.0005 1:GIN.000.032.0004 2:GIN.000.032.0001 

→3:GIN.000.032.0000
```

That line describes the mux for the rnode H14.000.032.0003. It uses the pattern 4 as position (24, 2832) and has four inputs connected to four GIN rnodes.

The chip uses a limited number of mux types, with a specific bit pattern in the cram controlling a fixed number of inputs and of bit set/unset values selecting them. There is a total of 70 different patterns, currently only described as C++ code in cv-rpats.cc. An additional 4 are added to store the variations of pattern 6 where the default is different.

The special case of pattern 6 looks like:

```
SCLK.014.000.0025 6.3:1413_0638 0:GCLK.000.008.0009 1:RCLK.000.004.0011 4:RCLK.000.

→004.0003
```

The ".3" indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.

The python script routes-to-bin.py loads this file and generated a compressed binary version in gdata which matches the rmux structure. The script mkroutes.sh generates it for all die types.

#### 5.3 Block muxes

The lists of block muxes and options muxes are independent of the dies. They're in the block-mux.txt files. Each mux is described in these files using the following syntax:

```
g dft_mode m:3 21.42 20.40 20.43
0 off
1 on !
7 dft_pprog
```

"g" indicates the subtype of mux, which is block-dependant, here "global". 'm' indicates a symbolic mux, 3 is the number of bits. It is followed by the bits coordinates, LSB first. Here it's an inner block, so the coordinates are 2D. Options are also 2D, and peripheral blocks are 1D.

In such a case of symbolic mux it is followed by the indented possible values of the mux (in hex) with the exclamation point indicating the default.

A numeric mux is similar but the type is 'n' and labels on the right have to be numeric.

Boolean muxes look like this:

```
g clk0_inv b- 6.45
```

The 'b' indicates boolean, and '-' indicates the default is false, otherwise it is '+' for true. The boolean can be multi-bits, such as in the following example. Then all bits are set or unset.

```
g pr_en b-:2 0.61 0.67
```

Finally ram muxes look like:

```
g cvpcie_mode r-:2 2.21 2.22
g clkin_0_src r2:4 760 761 762 763
```

In the second case the '2' between r and: indicates that the default value is 2.

Instanciated muxes can take two forms. For instance in fpll muxes of subtype 'c' are instanciated on the counter number, hence have 9 values. The mux is written as:

Either the bits are indicated on the same line separated by 'l', or they're set as one set per line start with an indented '\*'.

The lab, mlok, mlok, mlok, mlok and hps\_clocks target bits in the 2D cram by offsetting from a base position computed from the tile position (see the method pos2bit). opt targets bits in the oram. All the others with the exception of pma3-c target bits in the pram from a position found in <die>-pram.txt. pma3-c targets bits in the cram from the tables in pma3-cram.txt

mux\_to\_source.py enum <datadir> generates the file cv-bmuxtypes.ipp while mux\_to\_source.py mux <datadir> generates the file cv-bmux-data.cc. mkmux.sh does both calls.

## 5.4 Logic blocks

Blocks come from two sources, the files <die>-pram.txt indicates all the peripheral blocks with their pram address. The files <die>-<block>.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has the information of the connections between the blocks and neighbouring blocks and the routing grid.

blocks\_to\_source.py generates the cvd-<die>-blk.cc file for a given die, abd mkblocks.sh calls it for every die.

#### 5.5 Inverters

The list of inverters, their cram position and their default value (always 0 at this point) is in <die>-inv.txt. inv\_to\_source.py/mkinv.sh takes care of generating the cvd-<die>-inv.cc files.

#### 5.6 Forced-1 bits

Five of the seven dies seem to have bits always set to 1. They are listed in the files <die>-1.txt. blocks\_to\_source.py takes care of it.

## 5.7 Packages

The file <die>-pkg.txt lists the packages and the pins of each package for each die. pkg\_to\_source.py/mkpkg.sh take cares of generating the cvd-<die>-pkg.cc files.

#### 5.8 Models

models.txt includes all the information on variants and models. The cv-models.cc file is generated by models\_to\_source.py called by mkmodels.sh.

5.4. Logic blocks 105