



• ID-select size optimization
 - since we know in advance the constants to force under certain conditions, we can avoid the muxes
 - the positive gates here can be swapped for inverting + inverter if ever in critical path (it turns out to be)





✶ can save on size overall by buffering + reusing the inv + nor of IRSrc values

PC optimization (since stall, pcsel[2] generally are stable faster than pcsel[1:0], pcsel[1] is faster than pcsel[0], and when ILLOP happens, both pcsel[1:0] are generated much faster.)



F2 produces the inverted form of either stall.val, Xaddr, or restart
 (similar to ID-select, but with $prev_id \approx stall_val$, $NOP \approx Xaddr$, $BNE \approx reset_addr$, $IRsrc[0] \approx stall$, $IRsrc[1] \approx restart$)

F2 (can use is_ILLOP + n-is_ILLOP directly from RFstage)



• I didn't end up using the dangerous implementations, since it could at best provide 0.02 - 0.05 ns savings per cycle, after enough tuning, but seems like a not very good design practice.

✶ add is_ILLOP here and remove inverters, if using the dangerous inverted pcsel values that have not taken is_ILLOP into consideration.