6,004 Design project implementation notes (continued 3rd sheet) Exception Handling implementation owe no longer need the wasel signal, since a BNE (831,0,XP) is inserted into the pipeline which has re= xP on its own we do compute - wasel (aka is-IlloP) in RF stage to know if IlloP oNote in the computations for IRSIC signals, we give higher authority to IRSIC [17] (for BNE due to ENE BUE NOP 1 to select instruction, since we must stop at first instruction exception) by using [RSIC F[O] = branch-tohen + reset + except_RF+ except_ALU + except_MEM + except_WE [RSrc"[1] = except_ IF brounch tothen -IRSC [0] = reset + except_ALU+ except_MEM + except_WB+stall 9911-0 IRSICRELI] = except_RF IRSICALUEO] = reset + except_MEM+ except_WB except ALV Do except-MEON-OLDO IRSIC (1) = except ALV except. WB DO DO IRSTE [0] IRSIC CO] = reset + except-WB IRSic MEMET = except - MEM o except RF = interrupt + INOP RF (since interrupt boundled like regular exception, but let all previous instructions fin oull other exceptions are constant o in this version of BefaB . Since we handle interrupts in RF stage (and use a BNE) no other stage of 1. signals depend on IRQ, so I removed this redundant dependence from the CTL computations. Critical Porth Optimization oswapped the OR3 for a NOR3 + INV. ACSEL speed optimized (considering & as lottest input) oiliaken THOP * OP[4] op [3]except-ALU-OP [2]-EXCEPT MEM-06 [0] Doy except WBm fankén NOTE: This implementation opin to to INOP DO EX- + DO-

* can remove these neards for an inverted pesel [1:0] that has not taken is INOP into acrount For the most optimized pe (see opposite side of poge)

EX is non-Illop exception (including

dangerously assumes the PC implementation used in this Writeup, where Pesel [2] alone is checked for selecting Xaddr, prosel of Ox4, 0x5, Ox6, 0x7 AP all valid signals for Xaddr, which has higher outhority thein INOP or other lower signals.