


6.004 Design Project Implementation notes continued

Carry-lookahead with alternating logic continued


FA-inv



size: 74.42


*note: we can conserve a little time and size by inverting cin within the 1x np - so that we can pass the positive form immediately as CL

32 bit approach



Pipelining details

all from RF
BSA(PC+4)[31:0]
[a[31] BSA(PC+4+4*sexc)[30:0]
supervisor JT[30:0]
I11OP[31:0]




$$S_0 = (pcsel[2] \cdot stall) + reset$$

$$S_1 = stall + reset$$


reset is given higher authority, then stall, then xadd, and finally by default is load tmp

Stall dreg




simple helper device for the state registers after the IF pipeline stage


match5



better (slightly) match5



Two-stage Pipeline control signals (using stall rather than bypass for simplicity, to handle Data + Control hazards)



$d + (a + b) \cdot \bar{c} = (a + b) \cdot \bar{c} + d = (a + b) + c + d$

we want to stall if we need a register that is being written to in the second stage, as long as it is not r31. This requires exactly 1 stall for data hazard and exactly 1 stall for control hazard.

(is-branch-or-jump is temporarily computed by OR3 of ptsel bits)

NOP = ADD(r31, r31, r31) = 0b100 000 1111 1111 1111 1111 1000 0000 0000 0000
BNE(r31, 0, xP) = 0b111 0 1110 1111 0000 0000 0000 0000 0000 0000

(did not work)

5-stage pipeline changes to ctrl signal compute.

- ra2sel only 0 for OR instruction (opcode == 10xxx), so just ra2sel = op[9] * op[14]
- moe computed alongside mwe and is just the opposite (could be computed faster if necessary)
- wa2sel & wd2sel still by ROM
- Computing wd2sel in ALU stage and piping it down, to be used to determine bypass values to consider - but wait to finalize it (taking IRQ into account) until WB stage
- pcsel computed in RF stage to take Z into account