

# CSE332

## Computer Organization And Architecture

### 10-bit Custom RISC-V Microprocessor

**Submitted By:**

**Sheikh Tanzida Tasmim Erin**

**ID:2013681042**

# Control Signals

	opcode	reg_write	reg_imm	beq/bne	beq con	mem_enb	lw	sw	mem/reg
add	0000	1	0	0	0	0	0	0	0
sub	0001	1	0	0	0	0	0	0	0
lw	0010	1	1	0	0	1	1	0	1
sw	0011	1	1	0	0	1	0	1	1
and	0100	1	0	0	0	0	0	0	0
andi	0101	0	1	0	0	0	0	0	0
or	0110	1	0	0	0	0	0	0	0
ori	0111	0	1	0	0	0	0	0	0
beq	1000	0	1	1	1	0	0	0	0
bne	1001	0	1	1	1	0	0	0	0

sw \$3, 1(\$2)

opcode(4 bit)	rd(2 bit)	rs(2 bit)	imm(2 bit)
sw	\$3	\$2	1
0011	11	10	01


Machine Code: 0000 1111 1001

Hexadecimal: 0 f 9

sw \$3,

1(\$2)

In store word, the value in \$2 is added with offset 1. The result obtained is an address. The value in \$3 is stored in that address.



lw \$1, 1(\$2)

opcode(4 bit)	rd(2 bit)	rs(2 bit)	imm(2 bit)
lw	\$1	\$2	1
0010	01	10	01


Machine Code: 0000 1001 1001

Hexadecimal: 0 9 9



lw \$1, 1(\$2)

In load word, the value in \$2 is added with offset 1. The result obtained is an address. The value in that address is loaded in \$1 register.






add \$0, \$1, \$2

opcode(4 bit)	rd(2 bit)	rs(2 bit)	rt(2 bit)
add	\$0	\$1	\$2
0000	00	01	10

Machine Code: 0000 0000 0110

Hexadecimal: 0 0 6




sub \$3, \$1, \$2

opcode(4 bit)	rd(2 bit)	rs(2 bit)	rt(2 bit)
sub	\$3	\$1	\$2
0001	11	01	10

Machine Code: 0000 0111 0110

Hexadecimal: 0 7 6





sub \$3, \$1, \$2


and \$2, \$0, \$1

opcode(4 bit)	rd(2 bit)	rs(2 bit)	rt(2 bit)
and	\$2	\$0	\$1
0100	10	00	01

Machine Code: 0001 0010 0001

Hexadecimal: 1 2 1






or \$3, \$0, \$1

opcode(4 bit)	rd(2 bit)	rs(2 bit)	rt(2 bit)
or	\$3	\$0	\$1
0110	11	00	01

Machine Code: 0001 1011 0001

Hexadecimal: 1      b      1



or \$3, \$0, \$1




bne \$2, \$3, 1

opcode(4 bit)	rd(2 bit)	rs(2 bit)	imm(2 bit)
bne	\$2	\$3	1
1001	10	11	01

Machine Code: 0010 0110 1101

Hexadecimal: 2 6 d






andi \$3, \$2, 1

opcode(4 bit)	rd(2 bit)	rs(2 bit)	imm(2 bit)
andi	\$3	\$2	1
0101	11	10	01

Machine Code: 0001 0111 1001

Hexadecimal: 1 7 9




ori \$3, \$2, 2

opcode(4 bit)	rd(2 bit)	rs(2 bit)	imm(2 bit)
ori	\$3	\$2	2
0111	11	10	10

Machine Code: 0001 1111 1010

Hexadecimal: 1 f a





ori \$3, \$2, 2