

stopwatch Project Status (06/10/2014 - 22:07:28)			
Project File:	STOPWATCH.xise	Parser Errors:	No Errors
Module Name:	stopwatch	Implementation State:	Placed and Routed
Target Device:	xc6slx16-3csg324	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	19 Warnings (0 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utilization Summary					[-]
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	147	18,224	1%		
Number used as Flip Flops	131				
Number used as Latches	16				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	232	9,112	2%		
Number used as logic	230	9,112	2%		
Number using O6 output only	118				
Number using O5 output only	60				
Number using O5 and O6	52				
Number used as ROM	0				
Number used as Memory	0	2,176	0%		
Number used exclusively as route-thrus	2				
Number with same-slice register load	0				
Number with same-slice carry load	2				
Number with other load	0				
Number of occupied Slices	108	2,278	4%		
Number of MUXCYs used	96	4,556	2%		
Number of LUT Flip Flop pairs used	275				
Number with an unused Flip Flop	131	275	47%		
Number with an unused LUT	43	275	15%		
Number of fully used LUT-FF pairs	101	275	36%		
Number of unique control sets	52				
Number of slice register sites lost to control set restrictions	357	18,224	1%		
Number of bonded IOBs	15	232	6%		
Number of LOCed IOBs	15	15	100%		
Number of RAMB16BWERs	0	32	0%		
Number of RAMB8BWERs	0	64	0%		
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%		
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%		
Number of BUFG/BUFGMUXs	2	16	12%		
Number used as BUFGs	2				
Number used as BUFGMUX	0				

Number of DCM/DCM_CLKGENs	0	4	0%
Number of ILOGIC2/ISERDES2s	0	248	0%
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	248	0%
Number of OLOGIC2/OSERDES2s	0	248	0%
Number of BSCANs	0	4	0%
Number of BUFHs	0	128	0%
Number of BUFPLLs	0	8	0%
Number of BUFPLL_MCBs	0	4	0%
Number of DSP48A1s	0	32	0%
Number of ICAPs	0	1	0%
Number of MCBs	0	2	0%
Number of PCILOGICSEs	0	2	0%
Number of PLL_ADVs	0	2	0%
Number of PMVs	0	1	0%
Number of STARTUPs	0	1	0%
Number of SUSPEND_SYNCs	0	1	0%
Average Fanout of Non-Clock Nets	2.64		

Performance Summary				[-]
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:	All Constraints Met			

Detailed Reports						[-]
Report Name	Status	Generated	Errors	Warnings	Infos	
Synthesis Report	Current	Tue Jun 10 22:05:52 2014	0	3 Warnings (0 new)	3 Infos (0 new)	
Translation Report	Current	Tue Jun 10 22:06:47 2014	0	0	0	
Map Report	Current	Tue Jun 10 22:07:01 2014	0	16 Warnings (0 new)	6 Infos (0 new)	
Place and Route Report	Current	Tue Jun 10 22:07:19 2014	0	0	3 Infos (0 new)	
Power Report						
Post-PAR Static Timing Report	Current	Tue Jun 10 22:07:26 2014	0	0	4 Infos (0 new)	
Bitgen Report	Out of Date	Tue Jun 10 21:55:11 2014	0	16 Warnings (16 new)	0	

Secondary Reports			[-]
Report Name	Status	Generated	
WebTalk Report	Out of Date	Tue Jun 10 21:55:12 2014	
WebTalk Log File	Out of Date	Tue Jun 10 21:55:16 2014	

Date Generated: 06/10/2014 - 22:07:28