```
Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Reading design: BCD_vhdl.prj
TABLE OF CONTENTS
 1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
      8.2) Device utilization summary
      8.3) Partition Resource Summary
      8.4) Timing Report
           8.4.1) Clock Information
           8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
           8.4.4) Timing Details
           8.4.5) Cross Clock Domains Report
______
     Synthesis Options Summary
______
---- Source Parameters
Input File Name
                              : "BCD_vhdl.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
                              : "BCD_vhdl"
Output File Name
Output Format
                               : NGC
                               : xc6slx16-3-csq324
Target Device
---- Source Options
Top Module Name
                              : BCD vhdl
Automatic FSM Extraction
FSM Encoding Algorithm
                              : YES
                              : Auto
Safe Implementation
                              : No
                              : LUT
FSM Style
RAM Extraction
                               : Yes
RAM Style
                              : Auto
                              : Yes
ROM Extraction
Shift Register Extraction : YES
ROM Style
                               : Auto
```

: YES Resource Sharing Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options LUT Combining : Auto Reduce Control Sets : Auto Add IO Buffers : YES Global Maximum Fanout : 100000 Add Generic Clock Buffer(BUFG) : 16 Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set : Auto Use Synchronous Reset : Auto : Auto Pack IO Registers into IOBs Equivalent register Removal : YES ---- General Options Optimization Goal : Speed Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized RTL Output : Yes Global Optimization : AllClockNets Read Cores : YES Write Timing Constraints : NO : NO Cross Clock Analysis Hierarchy Separator : / Bus Delimiter : <> : Maintain Case Specifier Slice Utilization Ratio BRAM Utilization Ratio : 100 DSP48 Utilization Ratio : 100 : NO Auto BRAM Packing Slice Utilization Ratio Delta : 5 ______ ______ * HDL Parsing ______ Parsing VHDL file "C:\Users\ecelab\Desktop\Eri\BCD\BCD_vhdl.vhd" into library work Parsing entity <BCD_vhdl>. Parsing architecture <Behavioral> of entity
bcd_vhdl>. ______ HDL Elaboration * ______ Elaborating entity <BCD vhdl> (architecture <Behavioral>) from library <work>. ______ HDL Synthesis ______

Synthesizing Unit <BCD_vhdl>.

```
Related source file is "C:\Users\ecelab\Desktop\Eri\BCD\BCD_vhdl.vhd".
   Register <br/>bcd LastDozen> equivalent to <br/>bcd> has been removed
   Found 4-bit register for signal <unit>.
   Found 4-bit register for signal <bcd>.
   Found 4-bit register for signal <bcd LastUnit>.
   Found 32-bit register for signal <counter>.
   Found 1-bit register for signal <CLK_mod>.
   Found 4-bit register for signal <dozen>.
   Found 4-bit adder for signal <unit[3]_GND_4_o_add_3_OUT> created at line 1241.
   Found 4-bit adder for signal <dozen[3]_GND_4_o_add_6_OUT> created at line 1241.
   Found 32-bit adder for signal <counter[31] GND 4 o add 34 OUT> created at line 110.
   Found 16x8-bit Read Only RAM for signal <C>
   Found 32-bit comparator greater for signal <divide[31]_counter[31]_LessThan_31_o>
created at line 106
   Found 32-bit comparator greater for signal <divide[31]_counter[31]_LessThan_34_o>
created at line 109
  WARNING: Xst: 2404 - FFs/Latches <AN<1:2>> (without init value) have a constant value
of 1 in block <BCD vhdl>.
  WARNING: Xst: 2404 - FFs/Latches <AN<2:2>> (without init value) have a constant value
of 0 in block <BCD_vhdl>.
  WARNING: Xst: 2404 - FFs/Latches <AN<2:2>> (without init value) have a constant value
of 1 in block <BCD vhdl>.
   Summary:
       inferred 1 RAM(s).
      inferred 3 Adder/Subtractor(s).
       inferred 49 D-type flip-flop(s).
       inferred 2 Comparator(s).
       inferred 3 Multiplexer(s).
Unit <BCD_vhdl> synthesized.
______
HDL Synthesis Report
Macro Statistics
# RAMs
                                               : 1
16x8-bit single-port Read Only RAM
                                               : 1
# Adders/Subtractors
32-bit adder
                                               : 1
4-bit adder
# Registers
                                               : 6
1-bit register
                                               : 1
32-bit register
                                               : 1
4-bit register
                                               : 4
# Comparators
                                               : 2
                                               : 2
32-bit comparator greater
# Multiplexers
4-bit 2-to-1 multiplexer
______
______
     Advanced HDL Synthesis
______
```

Synthesizing (advanced) Unit <BCD_vhdl>.

The following registers are absorbed into counter <counter>: 1 register on signal <counter>. The following registers are absorbed into counter <dozen>: 1 register on signal <dozen>. INFO:Xst:3231 - The small RAM <Mram_C> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.

r	am_type	Distributed		
 l p	ort A			
1	aspect ratio	16-word x 8-bit		
	weA	connected to signal <gnd></gnd>		
	addrA	connected to signal connected to signal bcd>		111911
	diA	connected to signal <gnd></gnd>		
	doA	connected to signal <c></c>		
Unit <b< td=""><td>CD_vhdl> synthesiz</td><td>ed (advanced).</td><td></td><td></td></b<>	CD_vhdl> synthesiz	ed (advanced).		
Advance	d HDL Synthesis Re	oort	=======	=======
Macro S	tatistics			
# RAMs			: 1	
16x8-b	oit single-port dis	ributed Read Only RAM	: 1	
# Adder	s/Subtractors		: 1	
4-bit	adder		: 1	
# Count	ers		: 2	
32-bit	up counter		: 1	
4-bit	up counter		: 1	
# Regis	ters		: 13	
Flip-F	lops		: 13	
# Compa	rators		: 2	
32-bit	comparator greate:	2	: 2	
# Multi	plexers		: 2	
4-bit	2-to-1 multiplexer		: 2	
======	=======================================		=======	======
*	=======================================	Low Level Synthesis	=======	*
======	=======================================		=======	======
Optimiz	ing unit <bcd_vhdl< td=""><td>·</td><td></td><td></td></bcd_vhdl<>	·		
Mappino	all equations			
Buildin	g and optimizing f	nal netlist to of 100 (+ 5) on block BCD	_vhdl, act	ual ratio is 1.
Final M	Macro Processing			
	egister Report		=======	======
Macro S	tatistics			
# Registers			: 49	
Flip-Flops : 49				
======			=======	=======
====	=========		======	=======
======	:==========	Partition Report	=======	
_	_ _		_	_
D	on Implementation	Status		

No Partitions were found in this design.

______ Design Summary

Top Level Output File Name : BCD_vhdl.ngc

Primitive and Black Box Usage:

#	BELS	:	186
#	GND	:	1
#	INV	:	2
#	LUT1	:	31
#	LUT2	:	7
#	LUT3	:	27
#	LUT4	:	13
#	LUT5	:	21
#	LUT6	:	6
#	MUXCY	:	45
#	VCC	:	1
#	XORCY	:	32
#	FlipFlops/Latches	:	49
#	FD	:	36
#	FDE_1	:	4
#	FDR	:	9
#	Clock Buffers	:	1
#	BUFGP	:	1
#	IO Buffers	:	13
#	IBUF	:	1
#	OBUF	:	12

Device utilization summary:

Selected Device : 6slx16csg324-3

Slice	Lo	gic	: Util	izati	on:
Numbe	ייב	٥f	glida	Pagi	ct Az

2				
Number of Slice Registers:	49	out of	18224	0 %
Number of Slice LUTs:	107	out of	9112	1%
Number used as Logic:	107	out of	9112	1%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used:	114			
Number with an unused Flip Flop:	65	out of	114	57%
Number with an unused LUT:	7	out of	114	6%
Number of fully used LUT-FF pairs:	42	out of	114	36%
Number of unique control sets:	4			

IO Utilization:

Number of IOs:	14	
Number of bonded IOBs:	14 out of 2	232 6%

Specific Feature Utilization:

1 out of 16 6% Number of BUFG/BUFGCTRLs:

Partition Resource Summary:

No Partitions were found in this design.

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

Clock Signal	Clock buffer(FF name)	Load
CLK_mod CLK	NONE(bcd_0) BUFGP	16 33

INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -3

Minimum period: 5.200ns (Maximum Frequency: 192.308MHz)

Minimum input arrival time before clock: 3.492ns Maximum output required time after clock: 4.849ns Maximum combinational path delay: No path found

Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default period analysis for Clock 'CLK_mod'

Clock period: 5.200ns (frequency: 192.308MHz)

Total number of paths / destination ports: 132 / 16

Delay: 2.600ns (Levels of Logic = 2)

Source: bcd_LastUnit_1 (FF)

Destination: unit_1 (FF)
Source Clock: CLK_mod falling
Destination Clock: CLK_mod rising

Data Path: bcd_LastUnit_1 to unit_1

	Gate	Net	
fanout	Delay	Delay	Logical Name (Net Name)
3	0.447	0.898	<pre>bcd_LastUnit_1 (bcd_LastUnit_1)</pre>
6	0.203	0.745	<pre>Mcount_dozen_val (Mcount_dozen_val)</pre>
1	0.205	0.000	<pre>dozen_2_rstpot (dozen_2_rstpot)</pre>
	0.102		dozen_2
	3 6	fanout Delay 3 0.447 6 0.203 1 0.205	fanout Delay Delay 3 0.447 0.898 6 0.203 0.745 1 0.205 0.000

```
2.600ns (0.957ns logic, 1.643ns route)
                               (36.8% logic, 63.2% route)
______
Timing constraint: Default period analysis for Clock 'CLK'
 Clock period: 4.928ns (frequency: 202.904MHz)
 Total number of paths / destination ports: 4323 / 42
______
                4.928ns (Levels of Logic = 8)
Delay:
 Source:
               counter_6 (FF)
 Destination:
               counter_23 (FF)
 Source Clock:
                CLK rising
 Destination Clock: CLK rising
 Data Path: counter_6 to counter_23
                         Gate
                               Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
                    5 0.447 1.059 counter_6 (counter_6)
    FD:C->Q
    LUT5:I0->0
                    1 0.203 0.000
Mcompar divide[31] counter[31] LessThan 31 o lut<1>
(Mcompar_divide[31]_counter[31]_LessThan_31_o_lut<1>)
    MUXCY:S->O
                     1 0.172 0.000
Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<1>
(Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<1>)
    MUXCY:CI->O
                     1 0.019 0.000
Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<2>
(Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<2>)
    MUXCY:CI->O
                     1 0.019
Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<3>
(Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<3>)
    MUXCY:CI->O
                    1 0.019
Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<4>
(Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<4>)
    MUXCY:CI->O
                     1 0.019 0.000
Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<5>
(Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<5>)
                       0.213
    MUXCY:CI->O
                    25
Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<6>
(Mcompar_divide[31]_counter[31]_LessThan_31_o_cy<6>)
                  9 0.203 0.829 _n00831 (_n0083)
    LUT2:I0->O
                        0.430
   FDR:R
                                   counter_23
   -----
                       4.928ns (1.744ns logic, 3.184ns route)
   Total
                               (35.4% logic, 64.6% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK mod'
 Total number of paths / destination ports: 8 / 8
_____
 Source:
Offset:
                3.492ns (Levels of Logic = 3)
                CLR (PAD)
 Destination: unit_1 (FF)
 Destination Clock: CLK mod rising
 Data Path: CLR to unit_1
                         Gate
                               Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
                    -----
              3 1.222 1.015 CLR_IBUF (CLR_IBUF)
    IBUF:I->O
```

```
LUT6:I0->0 6 0.203 0.745 Mcount_dozen_val (Mcount_dozen_val)
LUT4:I3->0 1 0.205 0.000 dozen_2_rstpot (dozen_2_rstpot)
                     0.102
   FD:D
                               dozen_2
                      3.492ns (1.732ns logic, 1.760ns route)
  Total
                            (49.6% logic, 50.4% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK mod'
 Total number of paths / destination ports: 28 / 7
Offset:
              4.849ns (Levels of Logic = 2)
 Source:
             bcd_1 (FF)
 Destination: C<7> (PAD)
Source Clock: CLK_mod rising
 Data Path: bcd 1 to C<7>
                      Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
                 8 0.447 1.050 bcd_1 (bcd_1)
   FD:C->0
   LUT4:I0->O
                  1 0.203 0.579 Mram C21 (C 2 OBUF)
                     OBUF: I->O
                      4.849ns (3.221ns logic, 1.628ns route)
  Total
                          (66.4% logic, 33.6% route)
______
Cross Clock Domains Report:
Clock to Setup on destination clock CLK
_____
          | Src:Rise | Src:Fall | Src:Rise | Src:Fall |
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
    4.928
CLK
______
Clock to Setup on destination clock CLK_mod
-----
           | Src:Rise | Src:Fall | Src:Rise | Src:Fall |
Source Clock | Dest:Rise | Dest:Rise | Dest:Fall | Dest:Fall |
                     2.684|
CLK
             3.950 | 2.600 | 1.322 |
CLK_mod
______
Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.22 secs
```

Total memory usage is 266908 kilobytes

-->

Number of errors : 0 (0 filtered) Number of warnings : 3 (0 filtered) Number of infos : 2 (0 filtered)