# WESTERN MICHIGAN UNIVERSITY ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN

# Assignment #4 STOPWATCH USING NEXYS3

By:


Erivelton Gualter dos Santos

# 1.Introduction

A stopwatch is an instrument to measure the amount of time. Generally, there are differences scales of range; however, I am using a range of 1 minute. The scale of the stopwatch is 0.01s. The first digit in the left shows, leftmost, shows hundredth of second, the second digit shows the tenth of a second, and the first and second; rightmost, shows the seconds.

Our stopwatch is controlled by a push buttons PB0 and a slid switches SW1. When SW1 is switched the watch resets and starts to count from 0. When SW1 is low-level, the watch stops and the final time is displayed. The function of the push button is to frozen the display, but the watch is not stoped; therefore, when PB0 is released, the display shows the current time.

# **2.FMS**



### 3. File.do

### restart

force CLK 0 0, 1 10ns -r 20ns

force PB0 0 force SW1 1

force SW1 0 @5000ns force SW1 1 @7000ns


force PB0 1 @14000ns force PB0 0 @17000ns

### run 25000ns

In this simulation, there is a different clock signal because is not viable to work with real clock. Also, it is testing the all conditions of the STOPWATCH.

Initially, the slide switch is turn ON (SW1) and the watch is initialized. You can see in the signals DIG4, DIG3, DIG2, DIG1 the corresponding values: 0000, 0001, 0002, 0003, 0004, 0005, and 0006. I can continue until 5999 because the next value is 0000. However, the SW1 is turn OFF for a short time, then turn ON. Note that the value was frozen and when SW1 was turned ON, the watch started to work from the 00.00.

Also, I simulated the push button PB0 that has the function to fix the value on the display when pushed. Therefore, in the moment that the PB0 is pressed the last value in the displayed is showed; in this case is 0007. However, the watch is working normally, and when it is released the display shows the current time; in this case is 00.10.



```
1
     -- Company: Western Michigan University
 3
     -- Engineer: Erivelton Gualter dos Santos
 4
                       21:50:25 06/03/2014
 5
     -- Create Date:
 6
     -- Design Name:
 7
     -- Module Name:
                        stopwatch - Behavioral
 8
     -- Project Name:
 9
    -- Target Devices:
     -- Tool versions:
10
11
     -- Description:
12
13
     -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
     library IEEE;
21
     use IEEE.STD_LOGIC_1164.ALL;
2.2
     use IEEE.STD_LOGIC_ARITH.ALL;
23
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
     -- Uncomment the following library declaration if using
2.5
26
     -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
29
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx primitives in this code.
30
     --library UNISIM;
31
32
     --use UNISIM.VComponents.all;
33
34
     entity stopwatch is
35
      port ( CLK : in std_logic;
                 SW1 : in std_logic;
36
37
                 PB0 : in std logic;
38
                 DP : out std_logic;
39
                 AN : out std logic vector (3 downto 0);
                 SEG : out std_logic_vector (6 downto 0));
40
41
     end stopwatch;
42
43
     architecture Behavioral of stopwatch is
44
45
        signal CCLK : std_logic;
46
        signal MCLK : std_logic;
47
48
        signal SHIFTR1, SHIFTR2: std logic vector (3 downto 0) := "0000";
        signal DPB0 : std_logic := '0';
49
50
        signal DSW1 : std_logic := '0';
51
        type state is (IDLE, COUNT, STOP, FREEZE);
52
        signal PRESENT STATE : state:=IDLE;
53
54
55
        signal DIG1: std_logic_vector (3 downto 0) := "0000";
56
        signal DIG2: std_logic_vector (3 downto 0) := "0000";
57
        signal DIG3: std_logic_vector (3 downto 0) := "0000";
```

```
58
        signal DIG4: std_logic_vector (3 downto 0) := "0000";
59
60
        signal BCD: std_logic_vector (3 downto 0);
61
62
        signal COUNTING : boolean := false;
63
        signal RESET_COUNT: boolean := false;
        signal DISPLAY_FREEZE: std_logic := '0';
64
65
66
     begin
67
68
 69
                    Count Clock
70
     ______
71
     clk_main: process(CLK, CCLK)
 72
        variable DIVIDE : integer := 1000000;
       variable COUNTER_DIV : integer :=0;
73
74
     begin
75
        if (rising_edge(CLK)) then
           if(COUNTER_DIV < DIVIDE/2-1) then</pre>
 76
77
              COUNTER DIV := COUNTER DIV + 1;
              CCLK <= '0';
78
79
           elsif (COUNTER_DIV < DIVIDE-1) then</pre>
80
             COUNTER_DIV := COUNTER_DIV + 1;
81
             CCLK <= '1';
82
          else
83
             CCLK <= '0';
84
             COUNTER DIV := 0;
85
          end if;
       end if;
86
87
     end process clk_main;
88
89
                   Main Clock
90
91
92
     clk_segment: process(CLK, MCLK)
93
        variable DIVIDE : integer := 1600;
94
        variable COUNTER DIV : integer :=0;
95
     begin
96
        if (rising edge(CLK)) then
97
           if(COUNTER_DIV < DIVIDE/2-1) then</pre>
              COUNTER_DIV := COUNTER_DIV + 1;
98
             MCLK <= '0';
99
100
           elsif (COUNTER DIV < DIVIDE-1) then</pre>
             COUNTER_DIV := COUNTER_DIV + 1;
101
102
             MCLK <= '1';
103
          else
             MCLK <= '0';
104
105
             COUNTER DIV := 0;
106
          end if;
107
       end if;
108
     end process clk_segment;
109
110
     ______
     ----- Debouncing SW1
111
     _____
112
113
114 process (MCLK, SW1)
```

```
115
    begin
116
       if (MCLK='1' and MCLK'event) then
117
           SHIFTR1(2 downto 0) <= SHIFTR1(3 downto 1);</pre>
118
           SHIFTR1(3) <= SW1;
           if (SHIFTR1 = "0000") then
119
120
             DSW1 <= '0';
121
           else
122
             DSW1 <= '1';
          end if;
123
124
       end if;
125
        -- simulaco
126
        -- DSW1 <= SW1;
127
     end process;
128
129
130
     ----- Debouncing PB0
     ______
131
132
133
    process(MCLK,PB0)
134
    begin
       if (MCLK='1' and MCLK'event) then
135
136
           SHIFTR2(2 downto 0) <= SHIFTR2(3 downto 1);</pre>
137
           SHIFTR2(3) <= PB0;
           if (SHIFTR2 = "0000") then
138
              DPB0 <= '0';
139
140
           else
141
             DPB0 <= '1';
142
          end if;
       end if;
143
        -- simulaco
144
       -- DPB0 <= PB0;
145
146
    end process;
147
148
149
                 Display Controller
150
151
152
     process(MCLK, DISPLAY_FREEZE, DIG1, DIG2, DIG3, DIG4)
153
       variable SEL: STD LOGIC vector(1 downto 0) := "00";
        variable FDIG1: std_logic_vector (3 downto 0);
154
        variable FDIG2: std_logic_vector (3 downto 0);
155
156
        variable FDIG3: std logic vector (3 downto 0);
157
        variable FDIG4: std logic vector (3 downto 0);
158
159
    begin
160
       if (MCLK='1' and MCLK'event ) then
161
           SEL:=SEL+1;
162
        end if;
        if (DISPLAY_FREEZE = '1' and DISPLAY_FREEZE'event) then
163
164
          FDIG1 := DIG1;
          FDIG2 := DIG2;
165
           FDIG3 := DIG3;
166
167
          FDIG4 := DIG4;
168
       end if;
169
170
       case SEL is
171
         when "00" =>
```

```
172
              if (DISPLAY_FREEZE = '1') then
173
                BCD <= FDIG1;
174
              else
175
                BCD <= DIG1;
              end if;
176
177
             AN <= "1110";
              DP <= '1';
178
179
           when "01"=>
180
             if (DISPLAY FREEZE = '1') then
                BCD <= FDIG2;
181
182
              else
183
                BCD <= DIG2;
184
              end if;
              AN <= "1101";
185
              DP <= '1';
186
          when "10"=>
187
188
             if (DISPLAY FREEZE = '1') then
189
                BCD <= FDIG3;
190
              else
191
                BCD <= DIG3;
             end if;
192
              AN <= "1011";
193
194
              DP <= '0';
195
          when others=>
             if (DISPLAY_FREEZE = '1') then
196
197
                BCD <= FDIG4;
198
              else
199
                BCD <= DIG4;
200
              end if;
201
              AN <= "0111";
              DP <= '1';
202
203
       end case;
204
205
     end process;
206
207
      ---- 7 segments Decoder
208
209
     _____
    segment_process: process(BCD)
210
211
     begin
212
       case BCD is
       when "0000"=> SEG <="0000001"; -- '0'
213
214
       when "0001"=> SEG <="1001111"; -- '1'
        when "0010"=> SEG <="0010010"; -- '2'
215
       when "0011"=> SEG <="0000110"; -- '3'
216
       when "0100"=> SEG <="1001100"; -- '4'
217
       when "0101"=> SEG <="0100100"; -- '5'
218
        when "0110"=> SEG <="0100000"; -- '6'
219
       when "0111"=> SEG <="0001111"; -- '7'
220
221
       when "1000"=> SEG <="0000000"; -- '8'
        when "1001"=> SEG <="0000100"; -- '9'
222
223
       when others=> SEG <="11111111";
224
        end case;
     end process segment_process;
225
226
227
228
                      Counter
```

```
229
230
      counter: process(CCLK, DSW1, RESET_COUNT)
231
232
     begin
233
      if (CCLK'event and CCLK = '1') then
234
           if (COUNTING = true) then
               if (DIG4 = "0101" and DIG3 = "1001" and DIG2 = "1001" and DIG1 = "1001") then
235
       -- 59.99
                 DIG4 <= "0000";
236
                 DIG3 <= "0000";
237
                 DIG2 <= "0000";
238
239
                 DIG1 <= "0000";
240
               elsif (DIG3 = "1001" and DIG2 = "1001" and DIG1 = "1001") then -- X9.99
241
                 DIG4 <= DIG4 + 1;
242
                 DIG3 <= "0000";
243
                 DIG2 <= "0000";
244
                 DIG1 <= "0000";
              elsif (DIG2 = "1001" and DIG1 = "1001") then -- XX.99
245
                 DIG3 <= DIG3 + 1;
246
                 DIG2 <= "0000";
247
                 DIG1 <= "0000";
248
              elsif (DIG1 = "1001") then -- XX.X9
249
250
                 DIG2 <= DIG2 + 1;
251
                 DIG1 <= "0000";
252
               else -- XX.XX
253
                 DIG1 <= DIG1 + 1;
               end if;
254
255
           elsif (RESET_COUNT = true) then
256
              DIG4 <= "0000";
              DIG3 <= "0000";
257
              DIG2 <= "0000";
258
              DIG1 <= "0000";
259
260
           end if;
261
        end if;
262
263
     end process counter;
264
265
266
                     STATE MACHINE
267
      machine: process(MCLK, DSW1, CCLK)
268
269
      --variable reset: integer :=0;
270
        --variable regreset: boolean := false;
271
     begin
272
        if (MCLK'event and MCLK = '1') then
273
           case PRESENT_STATE is
           when IDLE =>
2.74
275
               DISPLAY FREEZE <= '0';
276
              COUNTING
                         <= false;
277
              if (DPB0 = '1') then
278
                  PRESENT STATE <= FREEZE;
279
280
               elsif (DSW1 = '1') then
                 PRESENT_STATE <= COUNT;
281
282
283
                  PRESENT_STATE <= IDLE;
284
              end if;
```

326

```
285
286
            when COUNT =>
               DISPLAY_FREEZE <= '0';</pre>
287
288
               COUNTING
                             <= true;
289
               RESET_COUNT
                              <= false;
290
291
               if(DSW1 = '1' and DPB0 = '1') then
292
                  PRESENT_STATE <= FREEZE;</pre>
293
               elsif (DSW1 = '1') then
294
                  PRESENT_STATE <= COUNT;
295
               elsif (DSW1 = '0') then
296
                  PRESENT_STATE <= STOP;
               end if;
297
298
299
            when STOP =>
300
               COUNTING
                              <= false;
               RESET_COUNT <= true;
301
302
               DISPLAY_FREEZE <= '1';</pre>
303
304
               if (DSW1 = '1') then
305
                  PRESENT_STATE <= COUNT;
306
               else
307
                  PRESENT_STATE <= STOP;
308
               end if;
309
            when FREEZE =>
310
               DISPLAY FREEZE <= '1';
311
312
               COUNTING
                         <= true;
313
314
               if (DPB0 = '1') then
                  PRESENT STATE <= FREEZE;
315
316
317
                  PRESENT_STATE <= COUNT;
318
               end if;
319
320
           end case;
321
        end if;
322 end process machine;
323
324
    end Behavioral;
325
```

```
1
 2
     # PlanAhead Generated IO constraints
 3
 4
     NET "AN[3]" IOSTANDARD = LVCMOS33;
     NET "AN[2]" IOSTANDARD = LVCMOS33;
 5
     NET "AN[1]" IOSTANDARD = LVCMOS33;
 6
     NET "AN[0]" IOSTANDARD = LVCMOS33;
 7
 8
     NET "DP" IOSTANDARD = LVCMOS33;
     NET "SEG[6]" IOSTANDARD = LVCMOS33;
 9
     NET "SEG[5]" IOSTANDARD = LVCMOS33;
10
     NET "SEG[4]" IOSTANDARD = LVCMOS33;
11
12
     NET "SEG[3]" IOSTANDARD = LVCMOS33;
13
     NET "SEG[2]" IOSTANDARD = LVCMOS33;
14
     NET "SEG[1]" IOSTANDARD = LVCMOS33;
15
     NET "SEG[0]" IOSTANDARD = LVCMOS33;
     NET "CLK" IOSTANDARD = LVCMOS33;
16
17
     NET "PB0" IOSTANDARD = LVCMOS33;
     NET "SW1" IOSTANDARD = LVCMOS33;
18
19
20
     # PlanAhead Generated physical constraints
21
22
     NET "AN[3]" LOC = P17;
23
     NET "AN[2]" LOC = P18;
24
     NET "AN[1]" LOC = N15;
     NET "AN[0]" LOC = N16;
25
     NET "DP" LOC = M13;
26
27
     NET "SEG[6]" LOC = T17;
28
     NET "SEG[5]" LOC = T18;
29
     NET "SEG[4]" LOC = U17;
30
     NET "SEG[3]" LOC = U18;
31
     NET "SEG[2]" LOC = M14;
     NET "SEG[1]" LOC = N14;
32
     NET "SEG[0]" LOC = L14;
33
34
     NET "CLK" LOC = V10;
     NET "PB0" LOC = B8;
35
     NET "SW1" LOC = T9;
36
37
```

## IOB Properties - Tue Jun 10 22:09:17 2014

IOB Name	Туре	Direction	IO Standard	Diff Term	Drive Strength	Slew Rate	Reg (s)	Resistor	IOB Delay
AN<0>	IOB	OUTPUT	LVCMOS33		12	SLOW			
AN<1>	IOB	OUTPUT	LVCMOS33		12	SLOW			
AN<2>	IOB	OUTPUT	LVCMOS33		12	SLOW			
AN<3>	IOB	OUTPUT	LVCMOS33		12	SLOW			
CLK	IOB	INPUT	LVCMOS33						
DP	IOB	OUTPUT	LVCMOS33		12	SLOW			
PB0	IOB	INPUT	LVCMOS33						
SEG<0>	IOB	OUTPUT	LVCMOS33		12	SLOW			
SEG<1>	IOB	OUTPUT	LVCMOS33		12	SLOW			
SEG<2>	IOB	OUTPUT	LVCMOS33		12	SLOW			
SEG<3>	IOB	OUTPUT	LVCMOS33		12	SLOW			
SEG<4>	IOB	OUTPUT	LVCMOS33		12	SLOW			
SEG<5>	IOB	OUTPUT	LVCMOS33		12	SLOW			
SEG<6>	IOB	OUTPUT	LVCMOS33		12	SLOW			
SW1	IOB	INPUT	LVCMOS33						

	stopwatch Project	t Status (06/10/2014 - 22:07:28)	
Project File:	STOPWATCH.xise	Parser Errors:	No Errors
Module Name:	stopwatch	Implementation State:	Placed and Routed
Target Device:	xc6slx16-3csg324	• Errors:	No Errors
<b>Product Version:</b>	ISE 14.7	• Warnings:	19 Warnings (0 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utiliz	zation Summary				[-]
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	147	18,224	1%		
Number used as Flip Flops	131				
Number used as Latches	16				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	232	9,112	2%		
Number used as logic	230	9,112	2%		
Number using O6 output only	118				
Number using O5 output only	60				
Number using O5 and O6	52				
Number used as ROM	0				
Number used as Memory	0	2,176	0%		
Number used exclusively as route-thrus	2				
Number with same-slice register load	0				
Number with same-slice carry load	2				
Number with other load	0				
Number of occupied Slices	108	2,278	4%		
Number of MUXCYs used	96	4,556	2%		
Number of LUT Flip Flop pairs used	275				
Number with an unused Flip Flop	131	275	47%		
Number with an unused LUT	43	275	15%		
Number of fully used LUT-FF pairs	101	275	36%		
Number of unique control sets	52				
Number of slice register sites lost to control set restrictions	357	18,224	1%		
Number of bonded IOBs	15	232	6%		
Number of LOCed IOBs	15	15	100%		
Number of RAMB16BWERs	0	32	0%		
Number of RAMB8BWERs	0	64	0%		
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%		
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%		
Number of BUFG/BUFGMUXs	2	16	12%		
Number used as BUFGs	2				
Number used as BUFGMUX	0				

Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	248	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	248	0%	
Number of OLOGIC2/OSERDES2s	0	248	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	32	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	2	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	2.64			

	Performance Summary			<u> </u>
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:	All Constraints Met			

		Detailed Reports			[-]
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Tue Jun 10 22:05:52 2014	0	3 Warnings (0 new)	3 Infos (0 new)
Translation Report	Current	Tue Jun 10 22:06:47 2014	0	0	0
Map Report	Current	Tue Jun 10 22:07:01 2014	0	16 Warnings (0 new)	6 Infos (0 new)
Place and Route Report	Current	Tue Jun 10 22:07:19 2014	0	0	3 Infos (0 new)
Power Report					
Post-PAR Static Timing Report	Current	Tue Jun 10 22:07:26 2014	0	0	4 Infos (0 new)
Bitgen Report	Out of Date	Tue Jun 10 21:55:11 2014	0	16 Warnings (16 new)	0

	Secondary Reports		ഥ
Report Name	Status	Generated	
WebTalk Report	Out of Date	Tue Jun 10 21:55:12 2014	
WebTalk Log File	Out of Date	Tue Jun 10 21:55:16 2014	

**Date Generated:** 06/10/2014 - 22:07:28

Pin Number	Signal Name	Pin Usage	Pin Name	Directio n		IO Bank Number	Slew Rate	Termina tion	IOB Delay	Voltage	Constra int	IO Registe r	Signal Integrit y
A1			GND										
A2		IOBS	IO_L2N _0	UNUSE D		0							
A3		IOBS	IO_L4N _0	UNUSE D		0							
A4		IOBS	IO_L5N _0	UNUSE D		0							
A5		IOBS	IO_L6N _0	UNUSE D		0							
A6		IOBS	IO_L8N _VREF_ 0			0							
<b>A</b> 7		IOBS	IO_L10 N_0	UNUSE D		0							
A8		IOBS	IO_L33 N_0	UNUSE D		0							
A9		IOBS	IO_L35 N_GCLK 16_0			0							
A10		IOBS	IO_L37 N_GCLK 12_0			0							
A11		IOBS	IO_L39 N_0	UNUSE D		0							
A12		IOBS	IO_L41 N_0	UNUSE D		0							
A13		IOBS	IO_L50 N_0	UNUSE D		0							
A14		IOBS	IO_L62 N_VREF _0	UNUSE D		0							
A15		IOBS	IO_L64 N_SCP4 _0			0							
A16		IOBS	IO_L66 N_SCP0 _0			0							
A17			TCK										
A18			GND										
B1			VCCAUX							2.5			
B2		IOBM	IO_L2P _0	D		0							
В3		IOBM	_0	UNUSE D		0							
B4		IOBM	_0	UNUSE D		0							
B5			VCCO_0			0				any*** ***			
B6		IOBM	_0	UNUSE D		0							
B7			GND										
B8	PB0	IOB	IO_L33	INPUT	LVCMO	0			NONE		LOCATE	NO	NONE

		D 0		622					_	
		P_0		S33					D	
B9	IOBM	IO_L35 P_GCLK	UNUSE D		0					
B10		17_0 VCCO_0			0			any*** ***		
B11	IOBM	IO_L39 P_0	UNUSE D		0					
B12	IOBM	IO_L41 P_0			0					
B13		GND								
B14	IOBM	IO_L62 P_0	UNUSE D		0					
B15		VCCO_0			0			any*** ***		
B16	IOBM	IO_L66 P_SCP1 _0	D		0					
B17		VCCAUX						2.5		
B18		TMS								
C1	IOBS	IO_L83 N_VREF _3			3					
C2	IOBM	IO_L83 P_3	UNUSE D		3					
C3		GND								
C4	IOBS	IO_L1N _VREF_ 0	UNUSE D		0					
C5	IOBM	IO_L6P _0	UNUSE D		0					
C6	IOBS	IO_L3N _0	UNUSE D		0					
C7	IOBM		UNUSE D		0					
C8	IOBS	IO_L11 N_0	UNUSE D		0					
C9	IOBS	IO_L34 N_GCLK 18_0	UNUSE D		0					
C10	IOBM		UNUSE D		0					
C11	IOBS	IO_L36 N_GCLK 14_0			0					
C12	IOBS	IO_L47	UNUSE D		0					
C13	IOBM	IO_L50			0					
C14	IOBS	IO_L65 N_SCP2 _0			0					
C15	IOBM	IO_L64 P_SCP5 _0	UNUSE D		0					
C16		GND								
C17	IOBM	IO_L29 P_A23_ M1A13_			1					
		LITAT2								

		1						
C18	IOBS	IO_L29   N_A22_   M1A14_   1	UNUSE D	1				
D1	IOBS	IO_L52   N_M3A9   N_3	UNUSE D	3				
D2	IOBM	IO_L52   P_M3A8   I	UNUSE D	3				
D3	IOBS	IO_L54   N_M3A1   1_3		3				
D4	IOBM	IO_L1P   _HSWA   PEN_0	UNUSE D	0				
D5		GND						
D6	IOBM	IO_L3P	UNUSE D	0				
D7		VCCO_0		0		any*** ***		
D8	IOBM		D	0				
D9	IOBM	IO_L34   I P_GCLK   I 19_0		0				
D10		GND						
D11	IOBM	IO_L36   P_GCLK   I5_0	UNUSE D	0				
D12	IOBM	IO_L47 l	UNUSE D	0				
D13		VCCO_0		0		any*** ***		
D14	IOBM	IO_L65   P_SCP3   I _0	UNUSE D	0				
D15		TDI						
D16	ĺ	TDO						
D17	IOBM	IO_L31   IO_A19_   IO_K100   IO_K100	UNUSE D	1				
D18	IOBS	IO_L31   N_A18_   M1A12_	UNUSE D	1				
E1	IOBS	IO_L50   N_M3BA   2_3		3				
E2		VCCO_3		3		any*** ***		
E3	IOBM	IO_L50   P_M3W   E_3	D	3				
E4	IOBM	IO_L54   P_M3RE   SET_3	UNUSE D	3				
E5		VCCAUX				2.5		

E6	0 0 0 0 0	2.5 any***	
E7	0	any***	
E8	0	any***	
E10 VCCO_0		any***	
E10 VCCO_0		any***	
	0		
E11 IOBS IO_L42 UNUSE N_0 D			
E12 IOBS IO_L51 UNUSE N_0 D	0		
E13 IOBS IO_L63 UNUSE N_SCP6 D0	0		
E14 VCCAUX		2.5	
E15 GND			
E16 IOBM IO_L33 UNUSE P_A15_ D M1A10_ 1	1		
E17 VCCO_1	1	3.30	
E18 IOBS IO_L33 UNUSE N_A14_ D M1A4_1	1		
F1 IOBS IO_L48 UNUSE N_M3BA D 1_3	3		
F2	3		
F3 IOBS IO_L51 UNUSE N_M3A4 D _ 3	3		
F4 IOBM IO_L51 UNUSE P_M3A1 D 0_3	3		
F5 IOBS IO_L55 UNUSE N_M3A1 D 4_3	3		
F6 IOBM IO_L55 UNUSE P_M3A1 D 3_3	3		
F7 IOBM IO_L7P UNUSE0 D	0		
F8 IOBS IO_L32 UNUSE N_0 D	0		
F9 IOBS IO_L38 UNUSE N_VREF D0	0		
F10 IOBS IO_L40 UNUSE N_0 D	0		
F11 IOBM IO_L42 UNUSE P_0 D	0		
F12 IOBM IO_L51 UNUSE P_0 D	0		
F13 IOBM IO_L63 UNUSE P_SCP7 D _0	0		

F14	IOBM	IO_L30 P_A21_ M1RESE T_1		1					
F15	IOBM	IO_L1P _A25_1		1					
F16	IOBS	IO_L1N _A24_V REF_1	UNUSE	1					
F17	IOBM	IO_L35 P_A11_ M1A7_1		1					
F18	IOBS	IO_L35 N_A10_ M1A2_1	D	1					
G1	IOBS	IO_L46 N_M3CL KN_3		3					
G2		GND							
G3	IOBM	IO_L46 P_M3CL K_3		3					
G4		VCCO_3		3			any*** ***		
G5		GND							
G6	IOBS	IO_L53 N_M3A1 2_3		3					
G7		VCCINT					1.2		
G8	IOBM	IO_L32 P_0	unuse D	0					
G9	IOBM	IO_L38 P_0	unuse D	0					
G10 G11 G12	IOBM	VCCAUX IO_L40 P_0 GND	UNUSE D	0			2.5		
	TORC		LINILICE	4					
G13	IOBS	IO_L32 N_A16_ M1A9_1	D	1					
G14	IOBS	IO_L30 N_A20_ M1A11_ 1	UNUSE D	1					
G15		VCCO_1		1			3.30		
G16	IOBM	IO_L38 P_A5_M 1CLK_1		1					
G17		GND							
G18	IOBS	IO_L38 N_A4_M 1CLKN_ 1		1					
H1	IOBS	IO_L41 N_GCLK 26_M3D Q5_3	D	3					
H2	IOBM	IO_L41 P_GCLK 27_M3D	UNUSE D	3					

		04.2						
	TORC	Q4_3	LINILICE	2				
H3	IOBS	IO_L44 N_GCLK 20_M3A 6_3		3				
H4	IOBM	IO_L44 P_GCLK 21_M3A 5_3		3				
H5	IOBS	IO_L49 N_M3A2 _3		3				
H6	IOBM	IO_L49 P_M3A7 _3		3				
H7	IOBM	IO_L53 P_M3CK E_3		3				
H8		GND						
H9		VCCINT				1.2		
H10		GND						
H11 H12	IOBM	VCCINT IO_L32 P_A17_		1		1.2		
		M1A8_1						
H13	IOBM	IO_L36 P_A9_M 1BA0_1		1				
H14	IOBS	IO_L36 N_A8_M 1BA1_1		1				
H15	IOBM	IO_L37 P_A7_M 1A0_1		1				
H16	IOBS	IO_L37 N_A6_M 1A1_1		1				
H17	IOBM	IO_L43 P_GCLK 5_M1D Q4_1		1				
H18	IOBS	IO_L43 N_GCLK 4_M1D Q5_1		1				
J1	IOBS	IO_L40 N_M3D Q7_3		3				
J2		VCCO_3		3		any*** ***		
J3	IOBM	IO_L40 P_M3D Q6_3		3				
J4		GND						
J5		VCCO_3		3		any*** ***		
J6	IOBS	IO_L47 N_M3A1 _3	D	3				
J7	IOBM	IO_L47 P_M3A0	UNUSE D	3				

		_3						
J8		VCCINT				1.2		
J9		GND				1.2		
J10		VCCINT				1.2		
J10 J11		GND				1.2		
J11 J12		VCCAUX				2.5		
J12 J13	TORM	IO_L39	LINILICE	1		2.5		
J13	IOBM	P_M1A3		1				
			D					
J14		VCCO_1		1		3.30		
J15		GND				0.00		
J16	IOBM	IO_L44	UNUSE	1				
310	135	P_A3_M						
		1DQ6_1						
J17		VCCO_1		1		3.30		
J18	IOBS	IO_L44	UNUSE	1				
		N_A2_M	D					
		1DQ7_1						
K1	IOBS	IO_L38		3				
		N_M3D	D					
140	10014	Q3_3		_				
K2	IOBM	IO_L38 P_M3D	UNUSE D	3				
		Q2_3	D					
K3	IOBS	IO_L42	I INI ISE	3				
N.S	1003	N_GCLK		5				
		24_M3L						
		DM_3						
K4	IOBM	IO_L42		3				
		P_GCLK	D					
		25_TRD						
		Y2_M3U DM_3						
K5	IOBS	IO_L43	I INI ISE	3				
N.S	1003	N_GCLK		5				
		22_IRD						
		Y2_M3C						
		ASN_3						
K6	IOBS	IO_L45		3				
		N_M3O	D					
1/7		DT_3				2.5		
K7		VCCAUX				2.5		
K8		GND				1.2		
K9		VCCINT				1.2		
K10		GND				4.0		
K11	1001	VCCINT		4		1.2		
K12	IOBM	IO_L34 P_A13_		1				
		M1WE_	D					
		1						
K13	IOBS	IO_L34	UNUSE	1				
		N_A12_						
		M1BA2_						
		1						
K14	IOBS	IO_L39		1				
		N_M10	ט					
V1E	TODA4	DT_1 IO_L41	LINILICE	1				
K15	IOBM	P_GCLK	ONUSE D	1				
		9_IRDY	5					

			1_M1RA SN_1										
K16		IOBS	IO_L41 N_GCLK 8_M1CA SN_1	D		1							
K17		IOBM	IO_L45 P_A1_M 1LDQS_ 1			1							
K18		IOBS	IO_L45 N_A0_M 1LDQSN _1	D		1							
L1		IOBS	IO_L37 N_M3D Q1_3	UNUSE D		3							
L2		IOBM		UNUSE D		3							
L3		IOBS	IO_L39 N_M3LD QSN_3	UNUSE D		3							
L4		IOBM	IO_L39 P_M3LD QS_3	UNUSE D		3							
L5		IOBM	IO_L43 P_GCLK 23_M3R ASN_3	D		3							
L6		IOBM	IO_L31 P_3	UNUSE D		3							
L7		IOBM	IO_L45 P_M3A3 _3	UNUSE D		3							
L8 L9			VCCINT GND							1.2			
L10 L11			VCCINT GND							1.2			
L12		IOBM	IO_L40 P_GCLK 11_M1A 5_1	D		1							
L13		IOBS	IO_L40 N_GCLK 10_M1A 6_1	D		1							
L14	SEG<0	IOB	IO_L61	OUTPU T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
L15		IOBM	IO_L42 P_GCLK 7_M1U DM_1	UNUSE		1							
L16		IOBS	IO_L42 N_GCLK 6_TRDY 1_M1LD M_1	D		1							
L17		IOBM	IO_L46 P_FCS_ B_M1D			1							

			Q2_1										
L18		IOBS				1							
			Q3_1										
M1		IOBS	N_M3D Q9_3	UNUSE D		3							
M2		IOBM	GND	LINILICE		2							
M3		IOBM	P_M3D Q8_3	D		3							
M4			VCCO_3			3				any*** ***			
M5		IOBS	IO_L31 N_VREF _3			3							
M6			GND										
M7			VCCINT							1.2			
M8		IOBM	IO_L40 P_2	UNUSE D		2							
M9			VCCAUX							2.5			
M10		IOBM	IO_L22 P_2	UNUSE D		2							
M11		IOBM	IO_L15 P_2	UNUSE D		2							
M12			VCCINT							1.2			
M13	DP	IOB	IO_L61 N_1	OUTPU T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
M14	SEG<2 >	IOB	IO_L53 P_1	OUTPU T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
M15			VCCO_1			1				3.30			
M16		IOBM	IO_L47 P_FWE_ B_M1D Q0_1	UNUSE		1							
M17			GND										
M18		IOBS	IO_L47 N_LDC_ M1DQ1 _1			1							
N1		IOBS	IO_L35 N_M3D Q11_3	UNUSE D		3							
N2		IOBM	IO_L35 P_M3D Q10_3			3							
N3		IOBS	IO_L1N _VREF_ 3			3							
N4		IOBM	IO_L1P _3	UNUSE D		3							
N5		IOBM	IO_L64 P_D8_2	UNUSE D		2							
N6		IOBM	IO_L47			2							
N7		IOBM	IO_L44	UNUSE D		2							
N8		IOBS	IO_L40			2							

N9		IOBS	IO_L22 N_2	UNUSE D		2							
N10		IOBM	IO_L20 P_2			2							
N11		IOBS	IO_L15 N_2			2							
N12		IOBM	IO_L13 P_M1_2			2							
N13			GND										
N14	SEG<1	IOB	IO_L53 N_VREF _1	OUTPU T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
N15	AN<1>	IOB	IO_L50 P_M1U DQS_1	OUTPU T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
N16	AN<0>	IOB	IO_L50 N_M1U DQSN_1	T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
N17		IOBM	IO_L48 P_HDC_ M1DQ8 _1			1							
N18		IOBS	IO_L48 N_M1D Q9_1			1							
P1		IOBS	IO_L34 N_M3U DQSN_3	D		3							
P2		IOBM	IO_L34			3							
P3		IOBS	IO_L2N _3	UNUSE D		3							
P4		IOBM	IO_L2P _3	UNUSE D		3							
P5			VCCAUX							2.5			
P6		IOBS	IO_L64 N_D9_2	UNUSE		2							
P7		IOBS	IO_L47 N_2	UNUSE D		2							
P8		IOBS	IO_L44 N_2	UNUSE D		2							
P9			VCCO_2			2				any*** ***			
P10			VCCAUX							2.5			
P11		IOBS	IO_L20 N_2			2							
P12		IOBS	IO_L13 N_D10_ 2			2							
P13			CMPCS_ B_2										
P14			VCCAUX						İ	2.5			
P15		IOBM	IO_L74 P_AWAK E_1	UNUSE		1							
P16		IOBS	IO_L74 N_DOU T_BUSY _1	D		1							

P17	AN<3>	IOB	IO_L49 P_M1D Q10_1	OUTPU T	LVCMO S33	1	12	SLOW		LOCATE D	NO	NONE
P18 R1	AN<2>	IOB	IO_L49 N_M1D Q11_1 GND	OUTPU T	LVCMO S33	1	12	SLOW		LOCATE D	NO	NONE
R2			VCCO_3			3			any***			
R3		IOBM	IO_L62 P_D5_2	UNUSE D		2						
R4			GND									
R5		IOBM	IO_L48 P_D7_2	D		2						
R6			VCCO_2			2			any*** ***			
R7		IOBM	IO_L46 P_2	UNUSE D		2						
R8 R9		IOBM	IO_L31 P_GCLK 31_D14 _2 GND	UNUSE D		2						
R10		IOBM	IO_L29 P_GCLK 3_2	UNUSE D		2						
R11		IOBM	IO_L16 P_2	UNUSE D		2						
R12			VCCO_2			2			any***			
R13		IOBM	IO_L3P _D0_DI N_MISO _MISO1 _2	D		2						
R14			GND									
R15		IOBM	IO_L1P _CCLK_ 2			2						
R16			SUSPEN D									
R17			VCCO_1			1			3.30			
R18			GND									
T1		IOBS	IO_L33 N_M3D Q13_3	UNUSE D		3						
T2		IOBM	IO_L33 P_M3D Q12_3	UNUSE D		3						
T3		IOBS	IO_L62 N_D6_2	UNUSE		2						
T4		IOBM	IO_L63 P_2			2						
T5		IOBS	IO_L48 N_RDW R_B_VR EF_2	UNUSE D		2						
T6		IOBM	IO_L45 P_2	UNUSE D		2						
T7		IOBS	IO_L46			2						

			N_2	D									
T8		IOBS	IO_L31 N_GCLK 30_D15 2	UNUSE D		2							
T9	SW1	IOB	IO_L32 P_GCLK 29_2		LVCMO S33	2			NONE		LOCATE D	NO	NONE
T10		IOBS	IO_L29 N_GCLK 2_2			2							
T11		IOBS	IO_L16 N_VREF _2			2							
T12		IOBM	IO_L19 P_2	UNUSE D		2							
T13		IOBS	IO_L3N _MOSI_ CSI_B_ MISO0_ 2			2							
T14		IOBM	IO_L12 P_D1_M ISO2_2			2							
T15		IOBS	IO_L1N _M0_C MPMISO _2	D		2							
T16			GND										
T17	SEG<6 >	IOB	IO_L51 P_M1D Q12_1	OUTPU T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
T18	SEG<5 >	IOB	IO_L51	OUTPU T	LVCMO S33	1	12	SLOW			LOCATE D	NO	NONE
U1		IOBS	IO_L32	UNUSE D		3							
U2		IOBM	IO_L32 P_M3D Q14_3	UNUSE D		3							
U3		IOBM	IO_L65 P_INIT_ B_2			2							
U4			VCCO_2			2				any*** ***			
U5		IOBM	IO_L49 P_D3_2			2							
U6 U7		TODA4	GND IO_L43	LINUICE		2							
		IOBM	P_2	D		2							
U8		IOBM	IO_L41 P_2	D		2							
U9			VCCO_2			2				any*** ***			
U10		IOBM	IO_L30 P_GCLK 1_D13_ 2	D		2							
U11		IOBM	IO_L23 P_2	UNUSE D		2							

U13	U12			GND								
U14			IOBM	IO_L14 P_D11_		2						
	U14					2						
Carper   C	U15		IOBM			2						
Note	U16		IOBM	_CMPCL		2						
UIB	U17		IOB	IO_L52 P_M1D		1	12	SLOW			NO	NONE
V1	U18		IOB	IO_L52 N_M1D		1	12	SLOW			NO	NONE
V2	V1											
V3				PROGR								
N_2   D   D   D   D   D   D   D   D   D	V3		IOBS	IO_L65 N_CSO_	UNUSE	2						
V5	V4		IOBS			2						
V6         IOBS         IO_L45 N_2 D         UNUSE N_2 D         2           V7         IOBS IO_L43 UNUSE N_2 D         2         IO_L41 UNUSE N_2 D         2           V8         IOBS IO_L41 UNUSE N_VEF D D         2         IO_L32 UNUSE N_GCILK D         2           V9         IOBS IO_L32 UNUSE N_GCILK D         2         IO_USER D         IO_USER D           V10         CLK         IOB IO_L30 INPUT LVCMO S333 DUNUSE N_2 D         IO_USER D         IO_USER D           V11         IOBS IO_L23 UNUSE N_2 D         IO_USER D         IO_USER D         IO_USER D           V12         IOBS IO_L13 UNUSE N_2 D         IO_USER D         IO_USER D         IO_USER D           V13         IOBS IO_L14 UNUSE N_2 D         IO_USER D         IO_USER D         IO_USER D           V14         IOBS IO_L12 UNUSE N_D D         IO_USER D         IO_USER D         IO_USER D           V15         IOBS IO_L2N UNUSE D         IO_USER D         IO_USER D         IO_USER D           V16         IOBS IO_L2N UNUSE DONE D         IO_USER D         IO_USER D         IO_USER D           V17         DONE D         IO_USER D         IO_USER D         IO_USER D         IO_USER D         IO_USER D	V5		IOBS	IO_L49		2						
V7         IOBS         IO_L43 N_2 DD         2           V8         IOBS         IO_L41 N_VREF DD         2           V9         IOBS         IO_L32 UNUSE D2 N_GCLK DD         2           V10         CLK         IOB         IO_L32 N_GCLK DD         INPUT LVCMO S333         2           V10         CLK         IOB         IO_L33 N_GCLK DUSE CCLK_2         2         NONE         LOCATE NO DO NON DD	V6		IOBS	IO_L45	UNUSE	2						
V8	V7		IOBS	IO_L43	1	2						
N_GCLK   D   28_2	V8		IOBS	IO_L41 N_VREF		2						
N_GCLK   S33   D	V9		IOBS	N_GCLK		2						
N_2   D	V10	CLK	ЮВ	N_GCLK 0_USER		2			NONE		NO	NONE
V12         IOBS         IO_L19         UNUSE         2           V13         IOBS         IO_L14         UNUSE         2           V14         IOBS         IO_L12         UNUSE         2           V15         IOBS         IO_L5N         UNUSE         2           V16         IOBS         IO_L2N         UNUSE         2           V17         DONE_2         UNUSE         2	V11		IOBS	IO_L23 N_2		2						
N_D12_ D	V12		IOBS	IO_L19		2						
N_D2_   D	V13		IOBS	N_D12_		2						
2				N_D2_ MISO3_ 2	D							
CMPM D OSI_2 V17 DONE_2				_2	D							
	V16		IOBS	_CMPM OSI_2	D	2						
V18 GND GND												
	V18			GND								