


Task 2:

Download the Data Sheets of the **SN74ALS163 Synchronous 4-Bit Binary Counter** from Texas Instruments' Web site. Use the available **CAD tools to design, simulate and compile a functionally** equivalent circuit on your **Xilinx Spartan-6 chip**. However, downloading the bit file to your Nexys 3 Board is **NOT** required.

Algorithm of SN74ALS163 Synchronous 4-Bit Binary Counter

The task elaborates the functionally equivalent circuit of SN74ALS163 Synchronous 4-Bit Binary Counter. To execute this task, we have some inputs and outputs. Look the figure below.



SN74ALS163

The counter can be present to any number between 0 and 15. Furthermore, it can start with any number between these numbers. It is possible because we can set up a low level at the load (LOAD). Consequently, the initial count will be the value in the input A, B, C, D. The CLR input when active in low can clear the count to 0000. Also, we have the inputs ENP and ENT that are conditional to count because both must be high to count and ENT is a conditional to enable RCO. RCO, always produces a high-level pulse while the count is 15.


I developed a finite state machine to reproduce the functionally equivalent circuit of SN74ALS163. To test the operation, I created a file .do to test the correct operation.



- I checked the CLR. When it is the low-level, the output must be 0000;
- I checked the LOAD. When the load is in the low-level, the input: A, B, C, and D is copied to the output: Qa, Qb, Qc, and Qd.
- I checked the RCO because it should be high-level when the output is 1111 = "15".
- I checked the inputs: ENP and ENT because the counter just can work when the ENP and ENT if high-level. In case it doesn't happen, the output cannot change.
- Finally, checked the all counter states.

Simulation - Wave

Look the wave below:





File .vhd

```
Counter vhdl.vhd
       library IEEE;
   3
       use IEEE STD LOGIC 1164 ALL;
   5
       entity Counter vhdl is
   6
         port( A, B, C, D : in std logic;
   7
                ENP
                           : in std logic;
   8
                ENT
                           : in std logic;
                CLR
   9
                           : in std logic;
  10
                CLK
                           : in std logic;
  11
                load
                           : in std logic;
                            : out std_logic;
  12
                Rco
                Qa, Qb, Qc, Qd : out std logic);
  13
  14
       end Counter_vhdl;
  15
  16
       architecture Behavioral of Counter vhdl is
         type state_type is (start, load_in, clear, s0, s1, s2, s3, s4, s5, s6, s7, s8,
  17
       s9, s10, s11, s12, s13, s14, s15);
  18
          signal present state, next state: state type := start; --initial state idle
  19
          signal vector : std_logic_vector( 3 downto 0 );
  20
          signal vector Q : std logic vector( 3 downto 0 );
  21
       begin
  22
  23
       Load abcd: process(A, B, C, D)
     begin
  2.4
  25
         vector(0)<=A;
         vector(1)<=B;
  26
  27
         vector(2)<=C;
  28
         vector(3)<=D;
  29
     end process Load abcd;
  30
  31
       count_process: process(present state, load, ENP, ENT, CLR, vector)
  32 begin
  33
         case present state is
  34
          when start =>
             if (load = '0' and CLR = '1') then
  35
  36
                if (vector = "00000") then
  37
                   next state <= s0;
                elsif (vector = "0001") then -- 1
  38
  39
                  next_state <= s1;
                elsif (vector = "0010") then -- 2
  40
  41
                  next state <= s2;
  42
                elsif (vector = "0011") then -- 3
  43
                  next_state <= s3;
  44
                elsif (vector = "0100") then -- 4
  45
                  next state <= s4;
                elsif (vector = "0101") then -- 5
  46
  47
                  next state <= s5;
                elsif (vector = "0110") then -- 6
  48
  49
                  next state <= s6;
  50
                elsif (vector = "0111") then -- 7
  51
                  next state <= s7;
                elsif (vector = "1000") then -- 8
  52
  53
                  next state <= s8;
---54
```

elsif (vector = "1001") then -- 9



Counter vhdl.vhd

```
next state <= s9;
  56
               elsif (vector = "1010") then -- 10
  57
                 next_state <= s10;
  58
               elsif (vector = "1011") then -- 11
                 next state <= s11;
               elsif (vector = "1100") then -- 12
  61
                 next state <= s12;
               elsif (vector = "1101") then -- 13
  62
                 next state <= s13;
  63
               elsif (vector = "1110") then -- 14
  64
  65
                 next state <= s14;
  66
               elsif (vector = "1111") then -- 15
  67
                 next_state <= s15;
  68
               end if:
  69
            else
               vector_Q <= "0000";
  70
  71
            end if:
  72
        when load in =>
  73
        when clear =>
  74
         when s0 =>
            vector Q <= "0000";
  75
  76
            Rco <= '0';
  77
            if (ENP = '1' and ENT = '1' ) then
  78
               next state <= s1;
  79
            else
  80
              next_state <= s0;
  81
            end if:
  82
        when s1 =>
          vector_Q <= "0001";
  83
  84
           Rco <= '0';
           if (ENP = '1' and ENT = '1') then
  8.5
  86
              next state <= s2;
           else
  88
              next state <= s1;
           end if:
  89
        when s2 =>
  90
           vector Q <= "0010";
  91
  92
            Rco <= '0';
  93
            if (ENP = '1' and ENT = '1') then
  94
               next state <= s3;
  95
            else
  96
              next state <= s2;
  97
           end if:
        when s3 =>
  98
           vector Q <= "0011";
  99
 100
           Rco <= '0';
 101
           if (ENP = '1' and ENT = '1') then
 102
               next_state <= s4;
 103
           else
 104
              next state <= s3;
 105
            end if:
 106
         when s4 =>
 107
            vector Q <= "0100";
            Rco <= '0';
 108
—109      
            if (ENP = '1' and ENT = '1') then
```



Counter vhdl.vhd

```
111
          else
 112
             next state <= s4;
 113
          end if:
       when s5 =>
 114
          vector Q <= "0101";</pre>
 115
          Rco <= '0';
 116
           if (ENP = '1' and ENT = '1') then
 117
 118
              next state <= s6;
 119
          else
 120
             next state <= s5;
          end if;
 121
 122 when s6 =>
         vector_Q <= "0110";
 123
 124
           Rco <= '0';
 125
          if (ENP = '1' and ENT = '1') then
 126
             next state <= s7;
 127
          else
 128
             next state <= s6;
          end if:
 129
        when s7 =>
 130
           vector Q <= "0111";
 131
           Rco <= '0';
 132
           if (ENP = '1' and ENT = '1') then
 133
 134
             next state <= s8;
 135
          else
 136
             next_state <= s7;
 137
           end if:
 138 when s8 =>
          vector_Q <= "1000";
 139
 140
          Rco <= '0';
 141
           if (ENP = '1' and ENT = '1') then
             next state <= s9;
 143
          else
 144
             next_state <= s8;
 145
          end if:
 146
       when s9 =>
          vector Q <= "1001";
 147
           Rco <= '0';
 148
           if (ENP = '1' and ENT = '1') then
 149
 150
              next_state <= s10;
 151
           else
 152
              next_state <= s9;
 153
           end if:
 154
        when s10 =>
          vector_Q <= "1010";
 155
 156
           Rco <= '0';
 157
           if (ENP = '1' and ENT = '1') then
              next state <= s11;
 159
           else
 160
             next state <= s10;
 161
           end if:
 162
        when s11 =>
          vector Q <= "1011";
 163
-164
           Rco <= '0';
```



Counter_vhdl.vhd

```
165
      if (ENP = '1' and ENT = '1') then
 166
              next state <= s12;
 167
            else
 168
               next_state <= s11;
            end if:
 169
        when s12 =>
 170
          vector_Q <= "1100";</pre>
 171
            Rco <= '0';
 172
 173
           if (ENP = '1' and ENT = '1') then
 174
              next state <= s13;
 175
           else
 176
               next_state <= s12;
 177
            end if:
 178
         when s13 =>
           vector Q <= "1101";
 179
            Rco <= '0';
 180
           if (ENP = '1' and ENT = '1') then
 181
 182
              next state <= s14;
           else
 183
              next_state <= s13;
 184
 185
           end if:
 186
        when s14 =>
           vector Q <= "1110";
 187
 188
           Rco <= '0';
           if (ENP = '1' and ENT = '1') then
              next state <= s15;
           else
 191
 192
              next_state <= s14;
           end if;
 193
        when s15 =>
 194
           vector Q <= "1111";
 195
 196
            Rco <= '1';
 197
           if (ENP = '1' and ENT = '1') then
 198
               next_state <= s0;
 199
           else
 200
              next state <= s15;
 201
            end if:
        end case;
 202
 203 end process count process;
 204
 205
      Q_process: process(vector_Q)
 206 begin
 207
        Qa <= vector Q(0);
         Qb <= vector Q(1);
 208
 209
         Qc \leftarrow vector Q(2);
 210
         Qd <= vector Q(3);
 211
      end process Q process;
  212
 213
      clk process: process(CLK)
 214 begin
        --wait until (CLK'event and CLK = '1'); --wait until the rising edge
 215
 216
        if (CLK'event and CLK = '1') then
           if (CLR = '0') then
 217
 218
              present state <= start;
-219 else
```



Counter vhdl.vhd

Simulation: File .do

Macro for the SN7ALS163 # force C 0

restart # Clear test

Generates de clock with T = 20ns run 7ns

force CLK 0 0, 1 10ns -r 20ns force CLR 0

run 15ns

Initial Information force CLR 1

force A 0

force B 0 # Load of the initial condition

force C 0 run 10ns

force D 0 force load 0

force ENP 0 run 10ns

force ENT 0 force load 1

force load 1 # Test of the inputs ENP and ENT

force CLR 1 run 10ns

Initial condition for A, B, C, D force ENP 1

run 10ns run 15ns

force A 1 force ENT 1



Maintain the count run 15ns

run 150ns force ENP 1

Test the Inhibit run 170ns

force ENP 0

File .ucf

PlanAhead Generated physical constraints

NET "A" LOC = T10;

PlanAhead Generated IO constraints

NET "A" IOSTANDARD = LVCMOS33;

PlanAhead Generated physical constraints

NET "B" LOC = T9;

PlanAhead Generated IO constraints

NET "B" IOSTANDARD = LVCMOS33;

PlanAhead Generated physical constraints

NET "C" LOC = V9;

PlanAhead Generated IO constraints

NET "C" IOSTANDARD = LVCMOS33; NET "CLK" IOSTANDARD = LVCMOS33;

PlanAhead Generated physical constraints

NET "CLR" LOC = M8;

NET "D" LOC = N8;

NET "ENP" LOC = U8;

NET "ENT" LOC = V8;



```
NET "load" LOC = T5;
# PlanAhead Generated IO constraints
NET "load" IOSTANDARD = LVCMOS33;
NET "ENP" IOSTANDARD = LVCMOS33;
NET "ENT" IOSTANDARD = LVCMOS33;
NET "D" IOSTANDARD = LVCMOS33;
NET "CLR" IOSTANDARD = LVCMOS33;
# PlanAhead Generated physical constraints
NET "Qa" LOC = U16;
NET "Qb" LOC = V16;
# PlanAhead Generated IO constraints
NET "Qa" IOSTANDARD = LVCMOS33;
NET "Qb" IOSTANDARD = LVCMOS33;
NET "Qc" IOSTANDARD = LVCMOS33;
NET "Qd" IOSTANDARD = LVCMOS33;
NET "Rco" IOSTANDARD = LVCMOS33;
# PlanAhead Generated physical constraints
NET "Qc" LOC = U15;
NET "Qd" LOC = V15;
NET "Rco" LOC = M11;
NET "CLK" LOC = C9;
```