

Homework Assignment #2

Name: Erivelton Gualter dos Santos

Win Numer: 143101929

Dr. Janos L. Grantner



Task 1:

Construct a **behavioral** VHDL program for **a parity generator** of **7-bit words**. The parity bit (the 8^{th} bit) should be generated such that the **total number of 1s** of the 8-bit word will be an **even number**. Simulate your design and check for functional correctness.

Algorithm of parity generator of 7-bit words

The task of "parity generator of 7-bit words" consists in generate the 8^{th} bit such that the total number of 1s of the 8-bit word will be an even number. To execute this task, we have an input **A** that is a vector with 7 positions and another vector **p** with 8 positions for the output. Therefore, there is an algorithm that counts the number of 1s in the variable A. Then, there is a condition that adds '1' or '0' in the 8^{th} bit to form an even amount of number. I check the number if it is even or odd through modulo operator.

- 1. Read the variable A
- 2. Create the variable "count" to count the number of 'Is'
- 3. For I in 0 to 6 loop
- 4. If the A(I) = 'I' -> count = count + I
- 5. End of loop
- 6. If the modulo of count is equal to 1, add '1' in the 8th
- 7. If the modulo of count is equal to, add '0' in the 8th
- 8. Finally, the vector P is a copy of the vector A, but there will be the last bit with the parity correctly

Algorithm of parity generator of 7-bits words

For the simulation of this program, I created a file .do to test diverse of differents inputs.

Input	Output
0000000	00000000
0000001	00000011
0110011	01100110
0010100	00101000
0111000	01110001



1000100	10001000
0000001	00000011
1111000	11110000

Table of test

.VHD

```
parity vhdl.vhd
      library IEEE;
                                     -- Declaration of the library
      use IEEE.STD LOGIC 1164.ALL; -- Declaration of the packages
      use IEEE NUMERIC STD ALL;
      entity parity_vhdl is
   5
                                                    -- partity vhdl entity
        port( A : in std logic vector(6 downto 0); -- Input: 7-but words
   6
              p : out std logic vector(7 downto 0));
                                                                        -- Output:
      parity bit
   8
      end parity_vhdl;
   9
  10 architecture Behavioral of parity_vhdl is
  11 begin
       process(A)
  12
  13
         variable count: integer; -- Count how many 1s there are
  14
        begin
  15
        count:=0;
  16
         for i in 0 to 6 loop
  17
           p(i+1) <= A(i);
  18
            if(A(i) = '1') then
  19
               count:=count+1;
  20
  21
           end if:
       end loop;
  22
  23
       if ( (count mod 2) = 1) then -- It means that the vector is even
  24
  25
           p(0) <= '1';
                                      -- It means that the vector is odd
  26
         else
          p(0) <= '0';
  27
  28
         end if:
  29
  30
        end process;
  31
      end Behavioral;
  32
```

Program .vhd



Simulation

 # The answer should be 00101000 force A 2'h14 run 10ns

restart

Test the wave for the input 0000000 # The answer should be 00000000 force A 0

Test the wave for the input 0000001 # The answer should be 00000011 run 10ns force A 2'h1

Test the wave for the input 0110011 # The answer should be 01100110 run 10ns force A 2'h33 run 10ns

Test the wave for the input 0010100

Test the wave for the input 0111000 # The answer should be 01110001 force A 2'h38 run 10ns


Test the wave for the input 1000100 # The answer should be 10001000 force A 2'h44 run 10ns

Test the wave for the input 0000001 # The answer should be 00000011 force A 2'h1 run 10ns

Test the wave for the input 1111000 # The answer should be 11110000 force A 2'h78 run 10ns



Wave



Some examples of the wave

File .ucf

```
# PlanAhead Generated physical constraints
```

NET "A[6]" LOC = T10;

PlanAhead Generated IO constraints

```
NET "A[6]" IOSTANDARD = LVCMOS33;
NET "A[5]" IOSTANDARD = LVCMOS33;
NET "A[4]" IOSTANDARD = LVCMOS33;
NET "p[7]" IOSTANDARD = LVCMOS33;
NET "p[6]" IOSTANDARD = LVCMOS33;
NET "p[5]" IOSTANDARD = LVCMOS33;
NET "p[4]" IOSTANDARD = LVCMOS33;
NET "p[3]" IOSTANDARD = LVCMOS33;
NET "p[2]" IOSTANDARD = LVCMOS33;
```



```
NET "p[1]" IOSTANDARD = LVCMOS33;
NET "p[0]" IOSTANDARD = LVCMOS33;
NET "A[0]" IOSTANDARD = LVCMOS33;
NET "A[1]" IOSTANDARD = LVCMOS33;
NET "A[2]" IOSTANDARD = LVCMOS33;
NET "A[3]" IOSTANDARD = LVCMOS33;
```

PlanAhead Generated physical constraints

```
NET "A[5]" LOC = T9;

NET "A[4]" LOC = V9;

NET "A[3]" LOC = M8;

NET "A[2]" LOC = N8;

NET "A[1]" LOC = U8;

NET "A[0]" LOC = V8;

NET "p[7]" LOC = T11;

NET "p[6]" LOC = R11;

NET "p[5]" LOC = N11;

NET "p[4]" LOC = M11;

NET "p[3]" LOC = V15;

NET "p[2]" LOC = U15;

NET "p[1]" LOC = U16;

NET "p[0]" LOC = U16;
```

	parity_vhdl Project Status (05/21/2014 - 11:11:34)											
Project File:	parity.xise	Parser Errors:	No Errors									
Module Name:	parity_vhdl	Implementation State:	Programming File Generated									
Target Device:	xc6slx16-3csg324	• Errors:	No Errors									
Product Version:	ISE 14.3	• Warnings:	No Warnings									
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed									
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:										
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)									

Device Utilizati	on Summary			[-]
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	0	18,224	0%	
Number of Slice LUTs	2	9,112	1%	
Number used as logic	2	9,112	1%	
Number using O6 output only	2			
Number using O5 output only	0			
Number using O5 and O6	0			
Number used as ROM	0			
Number used as Memory	0	2,176	0%	
Number of occupied Slices	1	2,278	1%	
Nummber of MUXCYs used	0	4,556	0%	
Number of LUT Flip Flop pairs used	2			
Number with an unused Flip Flop	2	2	100%	
Number with an unused LUT	0	2	0%	
Number of fully used LUT-FF pairs	0	2	0%	
Number of slice register sites lost to control set restrictions	0	18,224	0%	
Number of bonded IOBs	15	232	6%	
Number of LOCed IOBs	15	15	100%	
Number of RAMB16BWERs	0	32	0%	

Number of RAMB8BWERs	0	64	0%	
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%	
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%	
Number of BUFG/BUFGMUXs	0	16	0%	
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	248	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	248	0%	
Number of OLOGIC2/OSERDES2s	0	248	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	32	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	2	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	1.78			

	Performance Summary		[-]
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	l Clock Data:	Clock Report
Timing Constraints:			

	Det	ailed Reports				[-]
Report Name	Status	Generated	Errors Warnings		Infos	
Synthesis Report	Current	Wed May 21 11:04:28 2014	0	0	0	
Translation Report	Current	Wed May 21 11:07:42 2014	0	0	0	

Map Report	Current	Wed May 21 11:07:48 2014	0	0	6 Infos (0 new)
Place and Route Report	Current	Wed May 21 11:07:54 2014	0	0	2 Infos (0 new)
Power Report					
Post-PAR Static Timing Report	Current	Wed May 21 11:07:58 2014	0	0	4 Infos (0 new)
Bitgen Report	Current	Wed May 21 11:11:28 2014	0	0	0

Secondary Reports		[-]
Report Name	Status	Generated
Post-Synthesis Simulation Model Report	Current	Wed May 21 11:05:28 2014
Post-Place and Route Simulation Model Report	Current	Wed May 21 11:09:08 2014
WebTalk Report	Current	Wed May 21 11:11:29 2014
WebTalk Log File	Current	Wed May 21 11:11:34 2014

Date Generated: 05/21/2014 - 12:35:25

Pin Number	Signal Name	Pin Usage	Pin Name	Directio n	IO Bank Number	Drive (mA)	Slew Rate	Termina tion	IOB Delay	Voltage	Constraint	IO Registe r	Signal Integrit y
A1			GND										
A2		IOBS	IO_L2N _0	UNUSE D	0								
A3		IOBS	IO_L4N _0	UNUSE D	0								
A4		IOBS	IO_L5N _0	UNUSE D	0								
A5		IOBS	IO_L6N _0	UNUSE D	0								
A6		IOBS	IO_L8N _VREF_ 0		0								
A7		IOBS	IO_L10 N_0	UNUSE D	0								
A8		IOBS	IO_L33 N_0	UNUSE D	0								
A9		IOBS	IO_L35 N_GCLK 16_0	D	0								
A10		IOBS	IO_L37 N_GCLK 12_0		0								
A11		IOBS	IO_L39 N_0	UNUSE D	0								
A12		IOBS	IO_L41 N_0	UNUSE D	0								
A13		IOBS	IO_L50 N_0	UNUSE D	0								
A14		IOBS	IO_L62 N_VREF _0	UNUSE D	0								
A15		IOBS	IO_L64 N_SCP4 _0		0								
A16		IOBS	IO_L66 N_SCP0 _0		0								
A17			TCK										
A18			GND										
B1			VCCAUX							2.5	;		
B2		IOBM	IO_L2P _0	D	0								
В3		IOBM	_0	UNUSE D	0								
B4		IOBM	IO_L5P _0	D	0								
B5			VCCO_0		0					any*** ***			
B6		IOBM	IO_L8P _0	UNUSE D	0								
B7			GND										
B8		IOBM	IO_L33	UNUSE	0								

108M 10 135 UNUSE			D 0	D						
P_CGLK D				D						
17_0	B9	IOBM	IO_L35	UNUSE	0					
				ט						
108M 10_139 NNUSE 0 0 0 0 0 0 0 0 0	D10									
	B10		VCCO_0		U			any ^{⋆⋆⋆}		
P_O D D D D D D D D D	D11	TORM	TO 120	LINILICE	0					
108M 10_L61 UNUSE 0 0 0 0 0 0 0 0 0	DII	IODIVI	D U		U					
P. 0	R12	TORM			0					
Side	DIZ	10014	P 0		٥					
10	B13									
P.O D O O		TORM		LINLISE	0					
		10011	P 0							
108M 10 166 10 10 10 10 10 1	B15				0			anv***		
P_SCP1 D			. 555_5							
P_SCP1 D	B16	IOBM	IO_L66	UNUSE	0					
			P_SCP1							
TMS										
C1	B17							2.5		
N_VREF D 3	B18									
Section Sect	C1	IOBS			3					
Total Tota			N_VREF	D						
P_3										
GND	C2	IOBM			3					
C4				ט						
VREF D										
C5	C4	IOBS	IO_L1N	UNUSE	0					
Column C				ט						
Column	CE	TORM		LINILICE	0					
Total Color	C	ТОВМ			U					
O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D O D	C6	IOBS			0					
TOBM		1000								
P_0 D D D D D D D D D	C7	IOBM			0					
Tobs Toles Toles										
N_0 D D D D D D D D D	C8	IOBS			0					
N_GCLK D 18_0										
18_0	C9	IOBS	IO_L34	UNUSE	0					
TOBM TO_L37 UNUSE D D D D D D D D D				D						
P_GCLK D 13_0										
13_0	C10	IOBM	IO_L37	UNUSE	0					
C11 IOBS IO_L36 UNUSE			P_GCLK	D						
N_GCLK D	C1.1	TORC		LINILICE	0					
14_0	CII	1065	N CCLK	DINUSE	U					
IOBS IO_L47 UNUSE 0			14 O							
N_0 D	C12	IOBS		UNUSE	0					
IOBM IO_L50 UNUSE 0 0		1000								
P_0 D C14 IOBS IO_L65 UNUSE	C13	IOBM			0					
N_SCP2 D _0 C15 IOBM IO_L64 UNUSE										
	C14	IOBS	IO_L65	UNUSE	0					
C15				D						
P_SCP5 D _0 C16 GND C17 IOBM IO_L29 UNUSE 1 P_A23_ D										
	C15	IOBM	IO_L64	UNUSE	0					
C16 GND C17 IOBM IO_L29 UNUSE 1 P_A23_ D				D						
C17 IOBM IO_L29 UNUSE 1 P_A23_ D	C1C									
P_A23_ D		705::								
M1A13_ U	C1/	IOBM			1					
			P_A23_ M1Δ13	ט						

					1			1	
		1							
C18	IOBS	IO_L29 N_A22_ M1A14_	UNUSE D	1					
		1				-			
D1	IOBS	IO_L52 N_M3A9 _3		3					
D2	IOBM	IO_L52 P_M3A8 _3	UNUSE D	3					
D3	IOBS	IO_L54 N_M3A1 1_3		3					
D4	IOBM	IO_L1P _HSWA PEN_0	UNUSE D	0					
D5		GND							
D6	IOBM	IO_L3P	UNUSE D	0					
D7		VCCO_0		0			any*** ***		
D8	IOBM		D	0					
D9	IOBM	IO_L34 P_GCLK 19_0		0					
D10		GND							
D11	IOBM	IO_L36 P_GCLK 15_0		0					
D12	IOBM	IO_L47	UNUSE D	0					
D13		VCCO_0		0			any*** ***		
D14	IOBM	IO_L65 P_SCP3 _0		0					
D15		TDI							
D16		TDO							
D17	IOBM	IO_L31 P_A19_ M1CKE_ 1		1					
D18	IOBS	IO_L31 N_A18_ M1A12_ 1	UNUSE D	1					
E1	IOBS	IO_L50 N_M3BA 2_3	UNUSE D	3					
E2		VCCO_3		3			any*** ***		
E3	IOBM	IO_L50 P_M3W E_3	D	3					
E4	IOBM	IO_L54 P_M3RE SET_3		3					
E5		VCCAUX					2.5		

E6	IOBS	IO_L7N _0	UNUSE D	0					
E7	IOBM	IO_L9P _0		0					
E8	IOBS	IO_L9N _0		0					
E9		VCCAUX		ĺ			2.5		
E10		VCCO_0		0			any*** ***		
E11	IOBS		D	0					
E12	IOBS	IO_L51 N_0	D	0					
E13	IOBS	IO_L63 N_SCP6 _0		0					
E14		VCCAUX					2.5		
E15		GND							
E16	IOBM	IO_L33 P_A15_ M1A10_ 1		1					
E17		VCCO_1		1			any*** ***		
E18	IOBS	IO_L33 N_A14_ M1A4_1	D	1					
F1	IOBS	IO_L48 N_M3BA 1_3		3					
F2	IOBM	IO_L48 P_M3BA 0_3		3					
F3	IOBS	IO_L51 N_M3A4 _3		3					
F4	IOBM	IO_L51 P_M3A1 0_3		3					
F5	IOBS	IO_L55 N_M3A1 4_3		3					
F6	IOBM	IO_L55 P_M3A1 3_3		3					
F7	IOBM	IO_L7P _0	D	0					
F8	IOBS	IO_L32 N_0	D	0					
F9	IOBS	IO_L38 N_VREF _0	D	0					
F10	IOBS	IO_L40 N_0	UNUSE D	0					
F11	IOBM	IO_L42 P_0	UNUSE D	0					
F12	IOBM	IO_L51 P_0	UNUSE D	0					
F13	IOBM	IO_L63 P_SCP7		0					

		0							
		_0							
F14	IOBM	IO_L30 P_A21_ M1RESE		1					
		T_1							
F15	IOBM	IO_L1P _A25_1	D	1					
F16	IOBS	IO_L1N _A24_V REF_1		1					
F17	IOBM	IO_L35 P_A11_ M1A7_1		1					
F18	IOBS	IO_L35 N_A10_ M1A2_1	UNUSE D	1					
G1	IOBS	IO_L46 N_M3CL KN_3		3					
G2		GND							
G3	IOBM	IO_L46 P_M3CL K_3	UNUSE D	3					
G4		VCCO_3		3			any*** ***		
G5		GND							
G6	IOBS	IO_L53 N_M3A1 2_3		3					
G7		VCCINT					1.2		
G8	IOBM	IO_L32 P_0	UNUSE D	0					
G9	IOBM	IO_L38	UNUSE D	0			2.5		
G10 G11	TORM		LINILICE	0			2.5		
	IOBM	P_0	UNUSE D	0					
G12		GND							
G13	IOBS	IO_L32 N_A16_ M1A9_1	D	1					
G14	IOBS	IO_L30 N_A20_ M1A11_ 1	UNUSE	1					
G15		VCCO_1		1			any*** ***		
G16	IOBM	IO_L38 P_A5_M 1CLK_1	UNUSE D	1					
G17		GND							
G18	IOBS	IO_L38 N_A4_M 1CLKN_ 1	UNUSE D	1					
H1	IOBS	IO_L41 N_GCLK 26_M3D Q5_3	UNUSE D	3					
H2	IOBM	IO_L41	UNUSE	3					

		P_GCLK I 27_M3D	D						
13	IOBS	Q4_3 IO_L44	UNUSE	3					
		N_GCLK 20_M3A 6_3	D						
14	IOBM	IO_L44 P_GCLK 21_M3A 5_3	D	3					
H5	IOBS	IO_L49 N_M3A2 _3		3					
16	IOBM	IO_L49 P_M3A7 _3	UNUSE D	3					
17	IOBM	IO_L53 P_M3CK E_3		3					
18		GND							
19		VCCINT					1.2		
H10		GND							
H11		VCCINT					1.2		
H12	IOBM	IO_L32 P_A17_ M1A8_1	D	1					
H13	IOBM	IO_L36 P_A9_M 1BA0_1		1					
114	IOBS	IO_L36 N_A8_M 1BA1_1		1					
H15	IOBM	IO_L37 P_A7_M 1A0_1	UNUSE D	1					
H16	IOBS	IO_L37 N_A6_M I 1A1_1		1					
117	IOBM	IO_L43 P_GCLK 5_M1D Q4_1	UNUSE D	1					
H18	IOBS	IO_L43 N_GCLK 4_M1D Q5_1	UNUSE D	1					
11	IOBS	IO_L40 N_M3D Q7_3	UNUSE D	3					
12		ACCO_3		3			any***		
13	IOBM	IO_L40 P_M3D Q6_3 GND	UNUSE D	3					
15		VCCO_3		3			any***		
16	IOBS	IO_L47 N_M3A1		3					
16	IOBS			3					

J7	IOBM	IO_L47	JNUSE)	3				
70		_3				4.0		
J8 J9		VCCINT GND				1.2		
J10		VCCINT				1.2		
J11		GND				1.2		
J12		VCCAUX				2.5		
J13	IOBM	IO_L39 U	INLISE	1		2.5		
		P_M1A3 [)	-				
J14		VCCO_1		1		ny*** **		
J15		GND						
J16	IOBM	IO_L44 L P_A3_M L 1DQ6_1		1				
J17		VCCO_1		1		ny*** **		
J18	IOBS	IO_L44 U N_A2_M I 1DQ7_1)	1				
K1	IOBS	IO_L38 L N_M3D E Q3_3	JNUSE)	3				
K2	IOBM	IO_L38 UP_M3D EQ2_3		3				
К3	IOBS	IO_L42 UN_GCLK DM_3	JNUSE)	3				
K4	IOBM	IO_L42 L P_GCLK I 25_TRD Y2_M3U DM_3	JNUSE)	3				
K5	IOBS	IO_L43 L N_GCLK I 22_IRD Y2_M3C ASN_3	JNUSE)	3				
K6	IOBS	IO_L45 L N_M3O E DT_3		3				
K7		VCCAUX				2.5		
K8		GND						
К9		VCCINT				1.2		
K10		GND						
K11		VCCINT				1.2		
K12	IOBM	IO_L34 E P_A13_ E M1WE_ 1		1				
K13	IOBS	IO_L34 L N_A12_ I M1BA2_ 1	JNUSE)	1				
K14	IOBS	IO_L39 L N_M1O [JNUSE)	1				

		DT_1							
K15	IOBM	IO_L41 P_GCLK 9_IRDY 1_M1RA SN_1	D	1					
K16	IOBS	IO_L41 N_GCLK 8_M1CA SN_1		1					
K17	IOBM	IO_L45 P_A1_M 1LDQS_ 1		1					
K18	IOBS	IO_L45 N_A0_M 1LDQSN _1		1					
L1	IOBS	IO_L37 N_M3D Q1_3		3					
L2	IOBM	IO_L37	UNUSE D	3					
L3	IOBS	IO_L39 N_M3LD QSN_3		3					
L4	IOBM	IO_L39 P_M3LD QS_3	D	3					
L5	IOBM	IO_L43 P_GCLK 23_M3R ASN_3	UNUSE D	3					
L6	IOBM	IO_L31	UNUSE D	3					
L7	IOBM	IO_L45 P_M3A3 _3	UNUSE	3					
L8 L9		VCCINT GND					1.2		
L10 L11		VCCINT GND					1.2		
L12	IOBM	IO_L40 P_GCLK 11_M1A 5_1		1					
L13	IOBS	IO_L40 N_GCLK 10_M1A 6_1	UNUSE D	1					
L14	IOBM	IO_L61	UNUSE D	1					
L15	IOBM	IO_L42 P_GCLK 7_M1UD M_1	UNUSE	1					
L16	IOBS	IO_L42 N_GCLK 6_TRDY 1_M1LD	UNUSE D	1					

			M_1										
L17		IOBM	IO_L46	UNUSE		1							
			P_FCS_ B_M1D Q2_1										
L18		IOBS	IO_L46 N_FOE_ B_M1D			1							
			Q3_1										
M1		IOBS	IO_L36 N_M3D Q9_3			3							
M2 M3		IOBM	GND IO_L36 P_M3D Q8_3	UNUSE D		3							
M4			VCCO_3			3				any***			
M5		IOBS	IO_L31 N_VREF _3			3							
M6			GND										
M7			VCCINT							1.2			
M8	A<3>	IOB	IO_L40 P_2		LVCMO S33	2			NONE		LOCATE D	NO	NONE
M9			VCCAUX							2.5			
M10		IOBM	IO_L22 P_2	UNUSE D		2							
M11	p<4>	IOB	IO_L15 P_2	OUTPU T	LVCMO S33	2	12	SLOW			LOCATE D	NO	NONE
M12			VCCINT							1.2			
M13		IOBS	N_1	D		1							
M14		IOBM	IO_L53 P_1	UNUSE D		1							
M15			VCCO_1			1				any*** ***			
M16		IOBM	IO_L47 P_FWE_ B_M1D Q0_1			1							
M17			GND										
M18		IOBS	IO_L47 N_LDC_ M1DQ1 _1			1							
N1		IOBS	IO_L35 N_M3D Q11_3			3							
N2		IOBM	IO_L35	UNUSE D		3							
N3		IOBS	IO_L1N _VREF_ 3			3							
N4		IOBM	IO_L1P _3	UNUSE D		3							
N5		IOBM	IO_L64 P_D8_2	UNUSE		2							
N6		IOBM	IO_L47			2							

			P_2	D									
N7		IOBM	IO_L44 P_2	D		2							
N8	A<2>	IOB	IO_L40 N_2	INPUT	LVCMO S33	2			NONE		LOCATE D	NO	NONE
N9		IOBS	IO_L22 N_2	UNUSE D		2							
N10		IOBM	IO_L20 P_2	UNUSE D		2							
N11	p<5>	IOB	IO_L15 N_2	OUTPU T	LVCMO S33	2	12	SLOW			LOCATE D	NO	NONE
N12		IOBM	IO_L13 P_M1_2			2							
N13			GND										
N14		IOBS	IO_L53 N_VREF _1			1							
N15		IOBM	IO_L50 P_M1UD QS_1			1							
N16		IOBS	IO_L50 N_M1U DQSN_1	D		1							
N17		IOBM	IO_L48 P_HDC_ M1DQ8 _1	UNUSE		1							
N18		IOBS	IO_L48 N_M1D Q9_1			1							
P1		IOBS	IO_L34 N_M3U DQSN_3	D		3							
P2		IOBM	IO_L34 P_M3UD QS_3			3							
P3		IOBS	IO_L2N _3	UNUSE D		3							
P4		IOBM	IO_L2P _3	UNUSE D		3							
P5			VCCAUX							2.5			
P6		IOBS	IO_L64 N_D9_2	D		2							
P7		IOBS		D		2							
P8		IOBS		UNUSE D		2							
P9			VCCO_2			2				3.30			
P10			VCCAUX							2.5			
P11		IOBS		D		2							
P12		IOBS	IO_L13 N_D10_ 2			2							
P13			CMPCS_ B_2										
P14			VCCAUX							2.5			
P15		IOBM	IO_L74 P_AWAK E_1	UNUSE D		1							

P16		IOBS	IO_L74 N_DOU T_BUSY _1	D		1							
P17		IOBM		UNUSE D		1							
P18		IOBS	N_M1D Q11_1	UNUSE D		1							
R1			GND										
R2			VCCO_3			3				any*** ***			
R3		IOBM	IO_L62 P_D5_2	UNUSE D		2							
R4			GND										
R5		IOBM	IO_L48 P_D7_2	D		2							
R6			VCCO_2			2				3.30			
R7		IOBM	IO_L46 P_2	UNUSE D		2							
R8		IOBM	IO_L31 P_GCLK 31_D14 _2			2							
R9			GND										
R10		IOBM	IO_L29 P_GCLK 3_2			2							
R11	p<6>	IOB	IO_L16 P_2	OUTPU T	LVCMO S33	2	12	SLOW			LOCATE D	NO	NONE
R12 R13		IOBM	VCCO_2 IO_L3P _D0_DI N_MISO _MISO1 _2	UNUSE D		2				3.30			
R14			GND										
R15		IOBM	IO_L1P _CCLK_ 2			2							
R16			SUSPEN D										
R17			VCCO_1			1				any*** ***			
R18			GND										
T1		IOBS	IO_L33 N_M3D Q13_3	UNUSE D		3							
T2		IOBM	IO_L33 P_M3D Q12_3	D		3							
T3		IOBS	IO_L62 N_D6_2	UNUSE D		2							
T4		IOBM	IO_L63 P_2			2							
T5		IOBS	IO_L48 N_RDW R_B_VR EF_2	UNUSE D		2							

T6		IOBM	IO_L45 P_2	UNUSE D		2	2						
T7		IOBS	IO_L46 N_2	UNUSE D		2	2						
T8		IOBS	IO_L31 N_GCLK 30_D15 _2	UNUSE		2	2						
Т9	A<5>	IOB	IO_L32 P_GCLK 29_2		LVCMO S33	2	2		NONE		LOCATE D	NO	NONE
T10	A<6>	IOB	IO_L29 N_GCLK 2_2		LVCMO S33	2	2		NONE		LOCATE D	NO	NONE
T11	p<7>	IOB	IO_L16 N_VREF _2		LVCMO S33	2	12	SLOW			LOCATE D	NO	NONE
T12		IOBM	IO_L19 P_2	UNUSE D		2	2						
T13		IOBS	IO_L3N _MOSI_ CSI_B_ MISO0_ 2	D		2							
T14		IOBM	IO_L12 P_D1_M ISO2_2			2	2						
T15		IOBS	IO_L1N _M0_C MPMISO _2	D		2	2						
T16			GND										
T17		IOBM	IO_L51	UNUSE D		1	L						
T18		IOBS	IO_L51	UNUSE D		1	L						
U1		IOBS	IO_L32	UNUSE D		3	3						
U2		IOBM	IO_L32 P_M3D Q14_3	UNUSE D		3	3						
U3		IOBM	IO_L65 P_INIT_ B_2			2	2						
U4			VCCO_2			2	2			3.30			
U5		IOBM	IO_L49 P_D3_2			2							
U6			GND										
U7		IOBM	IO_L43 P_2	UNUSE D		2	2						
U8	A<1>	IOB	IO_L41 P_2	INPUT	LVCMO S33	2	2		NONE		LOCATE D	NO	NONE
U9			VCCO_2			2	2			3.30			
U10		IOBM	IO_L30 P_GCLK 1_D13_ 2	UNUSE		2							
U11		IOBM	IO_L23	UNUSE		2	2						

			P_2	D									
J12			GND										
U13		IOBM	IO_L14 P_D11_ 2			2							
J14			VCCO_2			2				3.30			
U15	p<2>	IOB	IO_L5P _2	OUTPU T	LVCMO S33	2	12	SLOW			LOCATE D	NO	NONE
U16	p<0>	IOB	IO_L2P _CMPCL K_2		LVCMO S33	2	12	SLOW			LOCATE D	NO	NONE
U17		IOBM	IO_L52 P_M1D Q14_1	UNUSE D		1							
U18		IOBS	IO_L52 N_M1D Q15_1	UNUSE D		1							
V1			GND										
V2			PROGR AM_B_2										
V3		IOBS	IO_L65 N_CSO_ B_2			2							
V4		IOBS	IO_L63 N_2	UNUSE D		2							
V5		IOBS	IO_L49 N_D4_2			2							
V6		IOBS	IO_L45 N_2	UNUSE D		2							
V7		IOBS	IO_L43 N_2	UNUSE D		2							
V8	A<0>	IOB	IO_L41 N_VREF _2	INPUT	LVCMO S33	2			NONE		LOCATE D	NO	NONE
V9	A<4>	IOB	IO_L32 N_GCLK 28_2		LVCMO S33	2			NONE		LOCATE D	NO	NONE
V10		IOBS	IO_L30 N_GCLK 0_USER CCLK_2	UNUSE D		2							
V11		IOBS	IO_L23 N_2	D		2							
V12		IOBS	IO_L19 N_2	UNUSE D		2							
V13		IOBS	IO_L14 N_D12_ 2			2							
V14		IOBS	MISO3_ 2	D		2							
V15	p<3>	IOB	IO_L5N _2	T	S33	2		SLOW			LOCATE D		NONE
V16	p<1>	IOB	IO_L2N _CMPM OSI_2	Т	LVCMO S33	2	12	SLOW			LOCATE D	NO	NONE
V17			DONE_2 GND										




Task 2:

Download the Data Sheets of the **SN74ALS163 Synchronous 4-Bit Binary Counter** from Texas Instruments' Web site. Use the available **CAD tools to design, simulate and compile a functionally** equivalent circuit on your **Xilinx Spartan-6 chip**. However, downloading the bit file to your Nexys 3 Board is **NOT** required.

Algorithm of SN74ALS163 Synchronous 4-Bit Binary Counter

The task elaborates the functionally equivalent circuit of SN74ALS163 Synchronous 4-Bit Binary Counter. To execute this task, we have some inputs and outputs. Look the figure below.



SN74ALS163

The counter can be present to any number between 0 and 15. Furthermore, it can start with any number between these numbers. It is possible because we can set up a low level at the load (LOAD). Consequently, the initial count will be the value in the input A, B, C, D. The CLR input when active in low can clear the count to 0000. Also, we have the inputs ENP and ENT that are conditional to count because both must be high to count and ENT is a conditional to enable RCO. RCO, always produces a high-level pulse while the count is 15.


I developed a finite state machine to reproduce the functionally equivalent circuit of SN74ALS163. To test the operation, I created a file .do to test the correct operation.



- I checked the CLR. When it is the low-level, the output must be 0000;
- I checked the LOAD. When the load is in the low-level, the input: A, B, C, and D is copied to the output: Qa, Qb, Qc, and Qd.
- I checked the RCO because it should be high-level when the output is 1111 = "15".
- I checked the inputs: ENP and ENT because the counter just can work when the ENP and ENT if high-level. In case it doesn't happen, the output cannot change.
- Finally, checked the all counter states.

Simulation - Wave

Look the wave below:





File .vhd

```
Counter vhdl.vhd
       library IEEE;
   3
       use IEEE STD LOGIC 1164 ALL;
   5
       entity Counter vhdl is
   6
         port( A, B, C, D : in std logic;
   7
                ENP
                           : in std logic;
   8
                ENT
                           : in std logic;
                CLR
   9
                           : in std logic;
  10
                CLK
                           : in std logic;
  11
                load
                           : in std logic;
                            : out std_logic;
  12
                Rco
                Qa, Qb, Qc, Qd : out std logic);
  13
  14
       end Counter_vhdl;
  15
  16
       architecture Behavioral of Counter vhdl is
         type state_type is (start, load_in, clear, s0, s1, s2, s3, s4, s5, s6, s7, s8,
  17
       s9, s10, s11, s12, s13, s14, s15);
  18
          signal present state, next state: state type := start; --initial state idle
  19
          signal vector : std_logic_vector( 3 downto 0 );
  20
          signal vector Q : std logic vector( 3 downto 0 );
  21
       begin
  22
  23
       Load abcd: process(A, B, C, D)
     begin
  2.4
  25
         vector(0)<=A;
         vector(1)<=B;
  26
  27
         vector(2)<=C;
  28
         vector(3)<=D;
  29
     end process Load abcd;
  30
  31
       count_process: process(present state, load, ENP, ENT, CLR, vector)
  32 begin
  33
         case present state is
  34
          when start =>
             if (load = '0' and CLR = '1') then
  35
  36
                if (vector = "00000") then
  37
                   next state <= s0;
                elsif (vector = "0001") then -- 1
  38
  39
                  next_state <= s1;
                elsif (vector = "0010") then -- 2
  40
  41
                  next state <= s2;
  42
                elsif (vector = "0011") then -- 3
  43
                  next_state <= s3;
  44
                elsif (vector = "0100") then -- 4
  45
                  next state <= s4;
                elsif (vector = "0101") then -- 5
  46
  47
                  next state <= s5;
                elsif (vector = "0110") then -- 6
  48
  49
                  next state <= s6;
  50
                elsif (vector = "0111") then -- 7
  51
                  next state <= s7;
                elsif (vector = "1000") then -- 8
  52
  53
                  next state <= s8;
---54
```

elsif (vector = "1001") then -- 9



Counter vhdl.vhd

```
next state <= s9;
  56
               elsif (vector = "1010") then -- 10
  57
                 next_state <= s10;
  58
               elsif (vector = "1011") then -- 11
                 next state <= s11;
               elsif (vector = "1100") then -- 12
  61
                 next state <= s12;
               elsif (vector = "1101") then -- 13
  62
                 next state <= s13;
  63
               elsif (vector = "1110") then -- 14
  64
  65
                 next state <= s14;
  66
               elsif (vector = "1111") then -- 15
  67
                 next_state <= s15;
  68
               end if:
  69
            else
               vector_Q <= "0000";
  70
  71
            end if:
  72
        when load in =>
  73
        when clear =>
  74
         when s0 =>
            vector Q <= "0000";
  75
  76
            Rco <= '0';
  77
            if (ENP = '1' and ENT = '1' ) then
  78
               next state <= s1;
  79
            else
  80
              next_state <= s0;
  81
            end if:
  82
        when s1 =>
          vector_Q <= "0001";
  83
  84
           Rco <= '0';
           if (ENP = '1' and ENT = '1') then
  8.5
  86
              next state <= s2;
           else
  88
              next state <= s1;
           end if:
  89
        when s2 =>
  90
           vector Q <= "0010";
  91
  92
            Rco <= '0';
  93
            if (ENP = '1' and ENT = '1') then
  94
               next state <= s3;
  95
            else
  96
              next state <= s2;
  97
           end if:
        when s3 =>
  98
           vector Q <= "0011";
  99
 100
           Rco <= '0';
 101
           if (ENP = '1' and ENT = '1') then
 102
               next_state <= s4;
 103
           else
 104
              next state <= s3;
 105
            end if:
 106
         when s4 =>
 107
            vector Q <= "0100";
            Rco <= '0';
 108
—109      
            if (ENP = '1' and ENT = '1') then
```



Counter vhdl.vhd

```
111
          else
 112
             next state <= s4;
 113
          end if:
       when s5 =>
 114
          vector Q <= "0101";</pre>
 115
          Rco <= '0';
 116
           if (ENP = '1' and ENT = '1') then
 117
 118
              next state <= s6;
 119
          else
 120
             next state <= s5;
          end if;
 121
 122 when s6 =>
         vector_Q <= "0110";
 123
 124
           Rco <= '0';
 125
          if (ENP = '1' and ENT = '1') then
 126
             next state <= s7;
 127
          else
 128
             next state <= s6;
          end if;
 129
        when s7 =>
 130
           vector Q <= "0111";
 131
           Rco <= '0';
 132
           if (ENP = '1' and ENT = '1') then
 133
 134
             next state <= s8;
 135
          else
 136
             next_state <= s7;
 137
           end if:
 138 when s8 =>
          vector_Q <= "1000";
 139
 140
          Rco <= '0';
 141
           if (ENP = '1' and ENT = '1') then
             next state <= s9;
 143
          else
 144
             next_state <= s8;
 145
          end if:
 146
       when s9 =>
          vector Q <= "1001";
 147
           Rco <= '0';
 148
           if (ENP = '1' and ENT = '1') then
 149
 150
              next_state <= s10;
 151
           else
 152
              next_state <= s9;
 153
           end if:
 154
        when s10 =>
          vector_Q <= "1010";
 155
 156
           Rco <= '0';
 157
           if (ENP = '1' and ENT = '1') then
              next state <= s11;
 159
           else
 160
             next state <= s10;
 161
           end if:
 162
        when s11 =>
          vector Q <= "1011";
 163
-164
           Rco <= '0';
```



Counter_vhdl.vhd

```
if (ENP = '1' and ENT = '1') then
 166
              next state <= s12;
 167
            else
 168
               next_state <= s11;
            end if:
 169
        when s12 =>
 170
          vector_Q <= "1100";</pre>
 171
            Rco <= '0';
 172
 173
           if (ENP = '1' and ENT = '1') then
 174
              next state <= s13;
 175
           else
 176
               next_state <= s12;
 177
            end if:
 178
         when s13 =>
           vector Q <= "1101";
 179
            Rco <= '0';
 180
           if (ENP = '1' and ENT = '1') then
 181
 182
              next state <= s14;
           else
 183
              next_state <= s13;
 184
 185
           end if:
 186
        when s14 =>
           vector Q <= "1110";
 187
 188
           Rco <= '0';
           if (ENP = '1' and ENT = '1') then
              next state <= s15;
           else
 191
 192
              next_state <= s14;
           end if;
 193
        when s15 =>
 194
           vector Q <= "1111";
 195
 196
            Rco <= '1';
 197
           if (ENP = '1' and ENT = '1') then
 198
               next_state <= s0;
 199
           else
 200
              next state <= s15;
 201
            end if:
        end case;
 202
 203 end process count process;
 204
 205
      Q_process: process(vector_Q)
 206 begin
 207
        Qa <= vector Q(0);
         Qb <= vector Q(1);
 208
 209
         Qc \leftarrow vector Q(2);
 210
         Qd <= vector Q(3);
 211
      end process Q process;
  212
 213
      clk process: process(CLK)
 214 begin
        --wait until (CLK'event and CLK = '1'); --wait until the rising edge
 215
 216
        if (CLK'event and CLK = '1') then
           if (CLR = '0') then
 217
 218
              present state <= start;
-219 else
```



Counter vhdl.vhd

Simulation: File .do

#####	#######################################	####	force B 1
#	Macro for the SN7ALS163	#	force C 0

restart # Clear test

Generates de clock with T = 20ns run 7ns

force CLK 0 0, 1 10ns -r 20ns force CLR 0

run 15ns

Initial Information force CLR 1

force A 0

force B 0 # Load of the initial condition

force C 0 run 10ns

force D 0 force load 0

force ENP 0 run 10ns

force ENT 0 force load 1

force load 1 # Test of the inputs ENP and ENT

force CLR 1 run 10ns

Initial condition for A, B, C, D force ENP 1

run 10ns run 15ns

force A 1 force ENT 1



Maintain the count run 15ns

run 150ns force ENP 1

Test the Inhibit run 170ns

force ENP 0

File .ucf

PlanAhead Generated physical constraints

NET "A" LOC = T10;

PlanAhead Generated IO constraints

NET "A" IOSTANDARD = LVCMOS33;

PlanAhead Generated physical constraints

NET "B" LOC = T9;

PlanAhead Generated IO constraints

NET "B" IOSTANDARD = LVCMOS33;

PlanAhead Generated physical constraints

NET "C" LOC = V9;

PlanAhead Generated IO constraints

NET "C" IOSTANDARD = LVCMOS33; NET "CLK" IOSTANDARD = LVCMOS33;

PlanAhead Generated physical constraints

NET "CLR" LOC = M8;

NET "D" LOC = N8;

NET "ENP" LOC = U8;

NET "ENT" LOC = V8;



```
NET "load" LOC = T5;
# PlanAhead Generated IO constraints
NET "load" IOSTANDARD = LVCMOS33;
NET "ENP" IOSTANDARD = LVCMOS33;
NET "ENT" IOSTANDARD = LVCMOS33;
NET "D" IOSTANDARD = LVCMOS33;
NET "CLR" IOSTANDARD = LVCMOS33;
# PlanAhead Generated physical constraints
NET "Qa" LOC = U16;
NET "Qb" LOC = V16;
# PlanAhead Generated IO constraints
NET "Qa" IOSTANDARD = LVCMOS33;
NET "Qb" IOSTANDARD = LVCMOS33;
NET "Qc" IOSTANDARD = LVCMOS33;
NET "Qd" IOSTANDARD = LVCMOS33;
NET "Rco" IOSTANDARD = LVCMOS33;
# PlanAhead Generated physical constraints
NET "Qc" LOC = U15;
NET "Qd" LOC = V15;
NET "Rco" LOC = M11;
NET "CLK" LOC = C9;
```

	Counter_vhdl Proj	ect Status (05/21/2014 - 12:5	56:47)
Project File:	SN74ALS163.xise	Parser Errors:	No Errors
Module Name:	Counter_vhdl	Implementation State:	Placed and Routed
Target Device:	xc6slx16-3csg324	• Errors:	No Errors
Product Version:	ISE 14.3	• Warnings:	13 Warnings (13 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Number of Slice Registers 10 18,224 1% Number used as Flip Flops 5 Number used as Latches 5 Number used as Latch-thrus 0 Number used as AND/OR logics 0 Number used as AND/OR logics 0 Number of Slice LUTs 19 9,112 1% Number used as logic 18 9,112 1% Number using O6 output only 0 Number using O5 output only 0 Number using O5 and O6 6 Number used as ROM 0 Number used as Memory 0 2,176 0% Number with same-slice register load 1 Number with other load 0 Number of occupied Slices 8 2,278 1%		[-]		
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	10	18,224	1%	
Number used as Flip Flops	5			
Number used as Latches	5			
Number used as Latch-thrus	0			
Number used as AND/OR logics	0			
Number of Slice LUTs	19	9,112	1%	
Number used as logic	18	9,112	1%	
Number using O6 output only	12			
Number using O5 output only	0			
Number using O5 and O6	6			
Number used as ROM	0			
Number used as Memory	0	2,176	0%	
Number used exclusively as route-thrus	1			
Number with same-slice register load	1			
Number with same-slice carry load	0			
Number with other load	0			
Number of occupied Slices	8	2,278	1%	
Nummber of MUXCYs used	0	4,556	0%	

Number of LUT Flip Flop pairs used	22			
Number with an unused Flip Flop	13	22	59%	
Number with an unused LUT	3	22	13%	
Number of fully used LUT-FF pairs	6	22	27%	
Number of unique control sets	2			
Number of slice register sites lost to control set restrictions	6	18,224	1%	
Number of bonded IOBs	14	232	6%	
Number of LOCed IOBs	14	14	100%	
IOB Latches	5			
Number of RAMB16BWERs	0	32	0%	
Number of RAMB8BWERs	0	64	0%	
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%	
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%	
Number of BUFG/BUFGMUXs	1	16	6%	
Number used as BUFGs	1			
Number used as BUFGMUX	0			
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	248	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	248	0%	
Number of OLOGIC2/OSERDES2s	5	248	2%	
Number used as OLOGIC2s	5			
Number used as OSERDES2s	0			
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	32	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	2	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	

Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	2.80			

	Performance Summary		[-]
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:	All Constraints Met		

		Detailed Reports			[-]
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Wed May 21 12:47:52 2014	0	10 Warnings (10 new)	2 Infos (2 new)
Translation Report	Current	Wed May 21 12:56:29 2014	0	0	0
Map Report	Current	Wed May 21 12:56:35 2014	0	3 Warnings (3 new)	6 Infos (6 new)
Place and Route Report	Current	Wed May 21 12:56:41 2014	0	0	2 Infos (2 new)
Power Report					
Post-PAR Static Timing Report	Current	Wed May 21 12:56:46 2014	0	0	4 Infos (4 new)
Bitgen Report					

Secondary Reports		[-]
Report Name	Status	Generated
Post-Synthesis Simulation Model Report	Current	Wed May 21 12:47:54 2014

Date Generated: 05/21/2014 - 12:56:47

Pin Number	Signal Name	Pin Usage	Pin Name	Directio n	IO Bank Number	Slew Rate	Termina tion	IOB Delay	Voltage	Constrai nt	Registe	Signal Integrit y
A1			GND									
A2		IOBS	IO_L2N _0	UNUSE D	0							
A3		IOBS	IO_L4N _0	UNUSE D	0							
A4		IOBS	IO_L5N _0	UNUSE D	0							
A5		IOBS	IO_L6N _0	UNUSE D	0							
A6		IOBS	IO_L8N _VREF_ 0		0							
A7		IOBS	IO_L10 N_0	UNUSE D	0							
A8		IOBS	IO_L33 N_0	UNUSE D	0							
A9		IOBS	IO_L35 N_GCLK 16_0		0							
A10		IOBS	IO_L37 N_GCLK 12_0		0							
A11		IOBS	IO_L39 N_0	UNUSE D	0							
A12		IOBS	IO_L41 N_0	UNUSE D	0							
A13		IOBS	IO_L50 N_0	UNUSE D	0							
A14		IOBS	IO_L62 N_VREF _0		0							
A15		IOBS	IO_L64 N_SCP4 _0	UNUSE D	0							
A16		IOBS	IO_L66 N_SCP0 _0		0							
A17			TCK									
A18			GND									
B1			VCCAUX						2.5			
B2		IOBM	IO_L2P _0	D	0							
В3		IOBM	_0	UNUSE D	0							
B4		IOBM	IO_L5P _0	D	0							
B5			VCCO_0		0				any*** ***			
B6		IOBM	IO_L8P _0	UNUSE D	0							
B7			GND									
B8		IOBM	IO_L33	UNUSE	0							

			P_0	D								
B9		IOBM	IO_L35			0						
		10511	P_GCLK	D								
			17_0									
B10			VCCO_0			0			any*** ***			
B11		IOBM	IO_L39 P_0	UNUSE D		0						
B12		IOBM				0						
B13			GND									
B14		IOBM	IO_L62 P_0	UNUSE D		0						
B15			VCCO_0			0			any*** ***			
B16		IOBM	IO_L66 P_SCP1 _0	D		0						
B17			VCCAUX						2.5			
B18			TMS									
C1		IOBS	IO_L83 N_VREF _3			3						
C2		IOBM	IO_L83 P_3	UNUSE D		3						
C3			GND									
C4		IOBS	IO_L1N _VREF_ 0	UNUSE D		0						
C5		IOBM	IO_L6P _0	UNUSE D		0						
C6		IOBS	IO_L3N _0	UNUSE D		0						
C7		IOBM	IO_L10 P_0	UNUSE D		0						
C8		IOBS	IO_L11 N_0	UNUSE D		0						
C9	CLK	IOB	IO_L34 N_GCLK 18_0	INPUT	LVCMO S33	0		NONE		LOCATE D	NO	NONE
C10		IOBM	IO_L37 P_GCLK 13_0	UNUSE D		0						
C11		IOBS	IO_L36 N_GCLK 14_0	UNUSE D		0						
C12		IOBS	IO_L47	UNUSE D		0						
C13		IOBM	IO_L50	UNUSE D		0						
C14		IOBS	IO_L65 N_SCP2 _0			0						
C15		IOBM	IO_L64 P_SCP5 _0	UNUSE D		0						
C16			GND									
C17		IOBM	IO_L29 P_A23_ M1A13_	D		1						

					1			1	
		1							
C18	IOBS	IO_L29 N_A22_ M1A14_	UNUSE D	1					
		1				-			
D1	IOBS	IO_L52 N_M3A9 _3		3					
D2	IOBM	IO_L52 P_M3A8 _3	UNUSE D	3					
D3	IOBS	IO_L54 N_M3A1 1_3		3					
D4	IOBM	IO_L1P _HSWA PEN_0	UNUSE D	0					
D5		GND							
D6	IOBM	IO_L3P	UNUSE D	0					
D7		VCCO_0		0			any*** ***		
D8	IOBM		D	0					
D9	IOBM	IO_L34 P_GCLK 19_0		0					
D10		GND							
D11	IOBM	IO_L36 P_GCLK 15_0		0					
D12	IOBM	IO_L47	UNUSE D	0					
D13		VCCO_0		0			any*** ***		
D14	IOBM	IO_L65 P_SCP3 _0		0					
D15		TDI							
D16		TDO							
D17	IOBM	IO_L31 P_A19_ M1CKE_ 1		1					
D18	IOBS	IO_L31 N_A18_ M1A12_ 1	UNUSE D	1					
E1	IOBS	IO_L50 N_M3BA 2_3	UNUSE D	3					
E2		VCCO_3		3			any*** ***		
E3	IOBM	IO_L50 P_M3W E_3	D	3					
E4	IOBM	IO_L54 P_M3RE SET_3		3					
E5		VCCAUX					2.5		

E6	IOBS	IO_L7N _0	UNUSE D	0					
E7	IOBM	IO_L9P _0		0					
E8	IOBS	IO_L9N _0		0					
E9		VCCAUX		ĺ			2.5		
E10		VCCO_0		0			any*** ***		
E11	IOBS		D	0					
E12	IOBS	IO_L51 N_0	D	0					
E13	IOBS	IO_L63 N_SCP6 _0		0					
E14		VCCAUX					2.5		
E15		GND							
E16	IOBM	IO_L33 P_A15_ M1A10_ 1		1					
E17		VCCO_1		1			any*** ***		
E18	IOBS	IO_L33 N_A14_ M1A4_1	D	1					
F1	IOBS	IO_L48 N_M3BA 1_3		3					
F2	IOBM	IO_L48 P_M3BA 0_3		3					
F3	IOBS	IO_L51 N_M3A4 _3		3					
F4	IOBM	IO_L51 P_M3A1 0_3		3					
F5	IOBS	IO_L55 N_M3A1 4_3		3					
F6	IOBM	IO_L55 P_M3A1 3_3		3					
F7	IOBM	IO_L7P _0	D	0					
F8	IOBS	IO_L32 N_0	D	0					
F9	IOBS	IO_L38 N_VREF _0	D	0					
F10	IOBS	IO_L40 N_0	UNUSE D	0					
F11	IOBM	IO_L42 P_0	UNUSE D	0					
F12	IOBM	IO_L51 P_0	UNUSE D	0					
F13	IOBM	IO_L63 P_SCP7		0					

		0							
		_0							
F14	IOBM	IO_L30 P_A21_ M1RESE		1					
		T_1							
F15	IOBM	IO_L1P _A25_1	D	1					
F16	IOBS	IO_L1N _A24_V REF_1		1					
F17	IOBM	IO_L35 P_A11_ M1A7_1		1					
F18	IOBS	IO_L35 N_A10_ M1A2_1	UNUSE D	1					
G1	IOBS	IO_L46 N_M3CL KN_3		3					
G2		GND							
G3	IOBM	IO_L46 P_M3CL K_3	UNUSE D	3					
G4		VCCO_3		3			any*** ***		
G5		GND							
G6	IOBS	IO_L53 N_M3A1 2_3		3					
G7		VCCINT					1.2		
G8	IOBM	IO_L32 P_0	UNUSE D	0					
G9	IOBM	IO_L38	UNUSE D	0			2.5		
G10 G11	TORM		LINILICE	0			2.5		
	IOBM	P_0	UNUSE D	0					
G12		GND							
G13	IOBS	IO_L32 N_A16_ M1A9_1	D	1					
G14	IOBS	IO_L30 N_A20_ M1A11_ 1	UNUSE	1					
G15		VCCO_1		1			any*** ***		
G16	IOBM	IO_L38 P_A5_M 1CLK_1	UNUSE D	1					
G17		GND							
G18	IOBS	IO_L38 N_A4_M 1CLKN_ 1	UNUSE D	1					
H1	IOBS	IO_L41 N_GCLK 26_M3D Q5_3	UNUSE D	3					
H2	IOBM	IO_L41	UNUSE	3					

		P_GCLK I 27_M3D	D						
13	IOBS	Q4_3 IO_L44	UNUSE	3					
		N_GCLK 20_M3A 6_3	D						
14	IOBM	IO_L44 P_GCLK 21_M3A 5_3	D	3					
H5	IOBS	IO_L49 N_M3A2 _3		3					
16	IOBM	IO_L49 P_M3A7 _3	UNUSE D	3					
17	IOBM	IO_L53 P_M3CK E_3		3					
18		GND							
19		VCCINT					1.2		
H10		GND							
H11		VCCINT					1.2		
H12	IOBM	IO_L32 P_A17_ M1A8_1	D	1					
H13	IOBM	IO_L36 P_A9_M 1BA0_1		1					
114	IOBS	IO_L36 N_A8_M 1BA1_1		1					
H15	IOBM	IO_L37 P_A7_M 1A0_1	UNUSE D	1					
H16	IOBS	IO_L37 N_A6_M I 1A1_1		1					
117	IOBM	IO_L43 P_GCLK 5_M1D Q4_1	UNUSE D	1					
H18	IOBS	IO_L43 N_GCLK 4_M1D Q5_1	UNUSE D	1					
11	IOBS	IO_L40 N_M3D Q7_3	UNUSE D	3					
12		ACCO_3		3			any***		
13	IOBM	IO_L40 P_M3D Q6_3 GND	UNUSE D	3					
15		VCCO_3		3			any***		
16	IOBS	IO_L47 N_M3A1		3					
16	IOBS			3					

J7	IOBM	IO_L47	JNUSE D	3				
70		_3				4.0		
J8 J9		VCCINT GND				1.2		
J10		VCCINT				1.2		
J11		GND				1.2		
J12		VCCAUX				2.5		
J13	IOBM	IO_L39 U	INLISE	1		2.5		
	10511	P_M1A3 [)	-				
J14		VCCO_1		1		ny*** **		
J15		GND						
J16	IOBM	IO_L44 L P_A3_M L 1DQ6_1		1				
J17		VCCO_1		1		ny*** **		
J18	IOBS	IO_L44 U N_A2_M I 1DQ7_1)	1				
K1	IOBS	IO_L38 L N_M3D E Q3_3	JNUSE D	3				
K2	IOBM	IO_L38 UP_M3D EQ2_3		3				
К3	IOBS	IO_L42 UN_GCLK DM_3	JNUSE)	3				
K4	IOBM	IO_L42 L P_GCLK I 25_TRD Y2_M3U DM_3	JNUSE O	3				
K5	IOBS	IO_L43 L N_GCLK I 22_IRD Y2_M3C ASN_3	JNUSE D	3				
K6	IOBS	IO_L45 L N_M3O E DT_3		3				
K7		VCCAUX				2.5		
K8		GND						
К9		VCCINT				1.2		
K10		GND						
K11		VCCINT				1.2		
K12	IOBM	IO_L34 P_A13_ E M1WE_ 1)	1				
K13	IOBS	IO_L34 L N_A12_ I M1BA2_ 1	JNUSE O	1				
K14	IOBS	IO_L39 L N_M1O [JNUSE D	1				

		DT_1							
K15	IOBM	IO_L41 P_GCLK 9_IRDY 1_M1RA SN_1	D	1					
K16	IOBS	IO_L41 N_GCLK 8_M1CA SN_1		1					
K17	IOBM	IO_L45 P_A1_M 1LDQS_ 1		1					
K18	IOBS	IO_L45 N_A0_M 1LDQSN _1		1					
L1	IOBS	IO_L37 N_M3D Q1_3		3					
L2	IOBM	IO_L37	UNUSE D	3					
L3	IOBS	IO_L39 N_M3LD QSN_3		3					
L4	IOBM	IO_L39 P_M3LD QS_3	D	3					
L5	IOBM	IO_L43 P_GCLK 23_M3R ASN_3	UNUSE D	3					
L6	IOBM	IO_L31	UNUSE D	3					
L7	IOBM	IO_L45 P_M3A3 _3	UNUSE	3					
L8 L9		VCCINT GND					1.2		
L10 L11		VCCINT GND					1.2		
L12	IOBM	IO_L40 P_GCLK 11_M1A 5_1	D	1					
L13	IOBS	IO_L40 N_GCLK 10_M1A 6_1	UNUSE D	1					
L14	IOBM	IO_L61 P_1	UNUSE D	1					
L15	IOBM	IO_L42 P_GCLK 7_M1UD M_1	UNUSE	1					
L16	IOBS	IO_L42 N_GCLK 6_TRDY 1_M1LD	UNUSE D	1					

			M_1										
L17		IOBM	IO_L46	UNUSE		1							
			P_FCS_ B_M1D Q2_1	D									
L18		IOBS	IO_L46	UNUSE		1							
			N_FOE_ B_M1D Q3_1	D									
M1		IOBS	IO_L36 N_M3D Q9_3			3							
M2 M3		IOBM	GND IO_L36 P_M3D Q8_3	UNUSE D		3							
M4			VCCO_3			3				any*** ***			
M5		IOBS	IO_L31 N_VREF _3			3							
M6			GND										
M7			VCCINT							1.2			
M8	CLR	IOB	IO_L40 P_2		LVCMO S33	2			NONE		LOCATE D	NO	NONE
M9			VCCAUX							2.5			
M10		IOBM	IO_L22 P_2	UNUSE D		2							
M11	Rco	IOB	IO_L15 P_2	OUTPU T	LVCMO S33	2	12	SLOW			LOCATE D	YES	NONE
M12			VCCINT							1.2			
M13		IOBS	IO_L61 N_1	D		1							
M14		IOBM	IO_L53 P_1	D		1							
M15			VCCO_1			1				any*** ***			
M16		IOBM	IO_L47 P_FWE_ B_M1D Q0_1			1							
M17			GND										
M18		IOBS	IO_L47 N_LDC_ M1DQ1 _1			1							
N1		IOBS	IO_L35 N_M3D Q11_3			3							
N2		IOBM	IO_L35	UNUSE D		3							
N3		IOBS	IO_L1N _VREF_ 3			3							
N4		IOBM	IO_L1P _3	UNUSE D		3							
N5		IOBM	IO_L64 P_D8_2	UNUSE		2							
N6		IOBM	IO_L47			2							

		10014	P_2	D								
N7		IOBM	IO_L44 P_2	D D		2						
18	D	IOB	IO_L40 N_2	INPUT	LVCMO S33	2		NONE		LOCATE D	NO	NONE
19		IOBS	IO_L22 N_2	UNUSE D		2						
N10		IOBM	IO_L20 P_2	UNUSE D		2						
N11		IOBS	IO_L15 N_2			2						
N12		IOBM	IO_L13 P_M1_2	UNUSE		2						
N13			GND									
N14		IOBS	IO_L53 N_VREF _1			1						
N15		IOBM	IO_L50 P_M1UD QS_1			1						
N16		IOBS	IO_L50 N_M1U DQSN_1	D		1						
N17		IOBM	IO_L48 P_HDC_ M1DQ8 _1	UNUSE		1						
N18		IOBS	IO_L48 N_M1D Q9_1			1						
P1		IOBS	IO_L34 N_M3U DQSN_3	D		3						
2		IOBM	IO_L34 P_M3UD QS_3			3						
23		IOBS	IO_L2N _3	UNUSE D		3						
P4		IOBM	IO_L2P _3	UNUSE D		3						
25			VCCAUX						2.5			
P6		IOBS	IO_L64 N_D9_2	UNUSE D		2						
P7		IOBS	IO_L47			2						
98		IOBS		D		2						
9			VCCO_2			2			3.30			
P10			VCCAUX						2.5			
P11		IOBS	IO_L20 N_2	UNUSE D		2						
P12		IOBS	IO_L13 N_D10_ 2			2						
P13			CMPCS_ B_2									
P14			VCCAUX						2.5			
P15		IOBM	IO_L74 P_AWAK E_1	UNUSE		1						

P16		IOBS	IO_L74 N_DOU T_BUSY _1	D		1						
P17		IOBM	IO_L49 P_M1D Q10_1	UNUSE D		1						
P18		IOBS	N_M1D Q11_1	UNUSE D		1						
R1			GND									
R2			VCCO_3			3			any*** ***			
R3		IOBM	IO_L62 P_D5_2	UNUSE D		2						
R4			GND									
R5		IOBM	IO_L48 P_D7_2			2						
R6			VCCO_2			2			3.30			
R7		IOBM	IO_L46 P_2	UNUSE D		2						
R8		IOBM	IO_L31 P_GCLK 31_D14 _2			2						
R9			GND									
R10		IOBM	IO_L29 P_GCLK 3_2			2						
R11		IOBM	IO_L16 P_2	UNUSE D		2						
R12			VCCO_2			2			3.30			
R13		IOBM	IO_L3P _D0_DI N_MISO _MISO1 _2	UNUSE D		2						
R14			GND									
R15		IOBM	IO_L1P _CCLK_ 2			2						
R16			SUSPEN D									
R17			VCCO_1			1			any*** ***			
R18			GND						\perp			
T1		IOBS	IO_L33 N_M3D Q13_3	UNUSE D		3						
T2		IOBM	IO_L33	UNUSE D		3						
T3		IOBS	IO_L62 N_D6_2	UNUSE D		2						
T4		IOBM	IO_L63 P_2			2						
T5	load	IOB	IO_L48 N_RDW R_B_VR EF_2	INPUT	LVCMO S33	2		NONE		LOCATE D	NO	NONE

T6		IOBM	IO_L45 P_2	UNUSE D		2							
T7		IOBS	IO_L46 N_2			2	2						
T8		IOBS	IO_L31 N_GCLK 30_D15 _2	UNUSE		2							
Т9	В	IOB	IO_L32 P_GCLK 29_2		LVCMO S33	2	2		NONE		LOCATE D	NO	NONE
T10	A	IOB	IO_L29 N_GCLK 2_2		LVCMO S33	2	2		NONE		LOCATE D	NO	NONE
T11		IOBS	IO_L16 N_VREF _2			2							
T12		IOBM	IO_L19 P_2	UNUSE D		2	2						
T13		IOBS	IO_L3N _MOSI_ CSI_B_ MISO0_ 2	D		2							
T14		IOBM	IO_L12 P_D1_M ISO2_2			2	2						
T15		IOBS	IO_L1N _M0_C MPMISO _2	D		2							
T16			GND										
T17		IOBM	IO_L51	UNUSE D		1							
T18		IOBS	IO_L51	UNUSE D		1							
U1		IOBS	IO_L32 N_M3D Q15_3	UNUSE D		3	3						
U2		IOBM	IO_L32 P_M3D Q14_3	UNUSE D		3	3						
U3		IOBM	IO_L65 P_INIT_ B_2	D		2							
U4 U5		IOBM	VCCO_2 IO_L49 P_D3_2	UNUSE		2				3.30			
U6			GND										
U7		IOBM	IO_L43 P_2	UNUSE D		2							
U8	ENP	IOB	IO_L41 P_2	INPUT	LVCMO S33	2	2		NONE		LOCATE D	NO	NONE
U9			VCCO_2			2	2			3.30			
U10		IOBM	IO_L30 P_GCLK 1_D13_ 2	UNUSE		2							
U11		IOBM	IO_L23	UNUSE		2	2						

			P_2	D									
U12			GND										
J13		IOBM	IO_L14 P_D11_ 2			2							
J14			VCCO_2			2				3.30			
U15	Qc	IOB	IO_L5P _2	OUTPU T	LVCMO S33	2	12	SLOW			LOCATE D	YES	NONE
U16	Qa	IOB	IO_L2P _CMPCL K_2	OUTPU T	LVCMO S33	2	12	SLOW			LOCATE D	YES	NONE
U17		IOBM	IO_L52 P_M1D Q14_1	UNUSE D		1							
U18		IOBS	IO_L52 N_M1D Q15_1	UNUSE D		1							
V1			GND										
V2			PROGR AM_B_2										
V3		IOBS	IO_L65 N_CSO_ B_2			2							
V4		IOBS	IO_L63 N_2	UNUSE D		2							
V5		IOBS	IO_L49 N_D4_2			2							
V6		IOBS	IO_L45 N_2	UNUSE D		2							
V7		IOBS	IO_L43 N_2	UNUSE D		2							
V8	ENT	IOB	IO_L41 N_VREF _2		LVCMO S33	2			NONE		LOCATE D	NO	NONE
V9	С	IOB	IO_L32 N_GCLK 28_2		LVCMO S33	2			NONE		LOCATE D	NO	NONE
V10		IOBS	IO_L30 N_GCLK 0_USER CCLK_2	D		2							
V11		IOBS	IO_L23 N_2	D		2							
V12		IOBS	IO_L19 N_2	UNUSE D		2							
V13		IOBS	IO_L14 N_D12_ 2			2							
V14		IOBS	MISO3_ 2	D		2							
V15	Qd	IOB	IO_L5N _2	Т	S33	2		SLOW			LOCATE D		NONE
V16	Qb	IOB	IO_L2N _CMPM OSI_2	Т	LVCMO S33	2	12	SLOW			LOCATE D	YES	NONE
V17 V18			DONE_2 GND										