



WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3

Homework Assignment #3

Name: Erivelton Gualter dos Santos

Win Numer: 143101929

Dr. Janos L. Grantner



WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3

Task 1:

Develop a behavioral VHDL program for a **synchronous (clocked) 2-digit, modulo-32 binary-coded-decimal (BCD) up counter**. The counter should **count from 0 up to 31** and then continue from 0 again. The counter should have an **active high CLR** signal to reset its contents to 0 at any time. The counter's state should be displayed on the **7-segment display module** of the Nexys 3 Board. Both the CLK and the CLR signals should be mapped to pushbuttons, respectively. You should pick a push button for the CLK signal that is connected to a **GCLK pin** of your FPGA. You should implement this counter using the FPGA, the 7-segment display and push-buttons on your Nexys 3 Board. Note: you should use the 100MHz clock available on the Nexys 3 Board for creating the required signal timings for the 7-Segment Display module. Introduce a **suitable delay** to make the CLK signal **bounce free, if needed**.

Task

The task of “synchronous (clocked) 2-digit, modulo-32, binary-coded-decimal (BCD) up counter” is a counter 0-31 that shows in the display of 7-segment LEDs. The Nexys3 board contains four-digit; however, for this activity will be utilized only 2 display.



Check above the connection of seven-segment:




WESTERN MICHIGAN UNIVERSITY

ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN

Homework Assignment #3



An un-illuminated seven-segment display, and nine illumination patterns corresponding to decimal digits





WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3

An un-illuminated seven-segment display, and 10 patterns corresponding to decimal digits

Numeric Number	CA CB CC CD CE CF CG DP
0	00000011
1	10011111
2	00100101
3	00001101
4	10011001
5	01001001
6	01000001
7	00011111
8	00000001
9	00001001

Simulation: macro.do

restart

For simulation I dived in two projects because there is a issue about the low frequency

force CLK 0 0, 1 10ns -r 20ns

force CLR 0

Test the CLR

run 155ns

force CLR 1

run 155ns

force CLR 0

Count the numbers

run 3000ns



WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3

File .ucf

```
# PlanAhead Generated physical constraints

NET "AN[3]" LOC = P17;

# PlanAhead Generated IO constraints

NET "AN[3]" IOSTANDARD = LVCMOS33;

# PlanAhead Generated physical constraints

NET "AN[0]" LOC = N16;
NET "AN[1]" LOC = N15;
NET "AN[2]" LOC = P18;

# PlanAhead Generated IO constraints

NET "AN[2]" IOSTANDARD = LVCMOS33;
NET "AN[1]" IOSTANDARD = LVCMOS33;
NET "AN[0]" IOSTANDARD = LVCMOS33;
NET "C[7]" IOSTANDARD = LVCMOS33;
NET "C[6]" IOSTANDARD = LVCMOS33;
NET "C[5]" IOSTANDARD = LVCMOS33;
NET "C[4]" IOSTANDARD = LVCMOS33;
NET "C[3]" IOSTANDARD = LVCMOS33;
NET "C[2]" IOSTANDARD = LVCMOS33;
NET "C[1]" IOSTANDARD = LVCMOS33;
NET "C[0]" IOSTANDARD = LVCMOS33;

# PlanAhead Generated physical constraints

NET "C[7]" LOC = T17;
NET "C[6]" LOC = T18;
NET "C[5]" LOC = U17;
NET "C[4]" LOC = U18;
NET "C[3]" LOC = M14;
NET "C[2]" LOC = N14;
NET "C[1]" LOC = L14;
NET "C[0]" LOC = M13;
```



WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3

NET "CLR" LOC = C4;

PlanAhead Generated IO constraints

NET "CLR" IOSTANDARD = LVCMOS33;


NET "CLK" IOSTANDARD = LVCMOS33;

PlanAhead Generated physical constraints

NET "CLK" LOC = V10;


Wave

The simulation has adapt for the simulation because the frequency is too low.






WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3



Counter working







WESTERN MICHIGAN UNIVERSITY

ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN

Homework Assignment #3

The counter keep going working normally







WESTERN MICHIGAN UNIVERSITY

ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN

Homework Assignment #3






WESTERN MICHIGAN UNIVERSITY

ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN

Homework Assignment #3





WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3

BCD_vhdl.vhd

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL; -- include functions to perform logical
3  use IEEE.NUMERIC_STD.ALL;    -- arithmetic functions with Signed or Unsigned
    values
4
5  entity BCD_vhdl is
6      Port ( CLR : in  STD_LOGIC;           -- Clock signal
7            CLR : in  STD_LOGIC;           -- Clear
8            AN  : out STD_LOGIC_VECTOR (3 downto 0); --
9            C   : out STD_LOGIC_VECTOR (7 downto 0));
10 end BCD_vhdl;
11
12 architecture Behavioral of BCD_vhdl is
13     signal dozen: UNSIGNED (3 downto 0) := "0000";
14     signal unit : UNSIGNED (3 downto 0) := "1001";
15     signal bcd : UNSIGNED(3 downto 0);
16     signal counter,divide : integer := 0;
17     signal CLK_mod : std_logic;
18     signal mux : std_logic;
19
20     signal bcd_LastUnit  : UNSIGNED(3 downto 0);
21     signal bcd_LastDozen : UNSIGNED(3 downto 0);
22
23 begin
24
25 count_process: process(unit, dozen, CLR, CLK_mod)
26 begin
27     if (CLK_mod'event and CLK_mod = '1') then
28         if (CLR = '0') then
29             if ((unit = "0000" and dozen = "0011") or CLR = '1') then
30                 dozen <= "0000";
31                 unit <= "0001";
32             else
33                 if (unit = "1001") then
34                     unit <= "0000";
35                 else
36                     unit <= unit + 1;
37                 end if;
38
39                 if (unit = "1000") then
40                     dozen <= dozen + 1;
41                 end if;
42             end if;
43         else
44             unit <= "0000";
45             dozen <= "0000";
46         end if;
47         if (bcd_LastUnit = "0001" and bcd_LastDozen = "0011") then
48             unit <= "0000";
49             dozen <= "0000";
50         end if;
51     end if;
52
53     if (CLK_mod'event and CLK_mod = '1') then
54         AN <= "1101";
```



WESTERN MICHIGAN UNIVERSITY
ECE 5510 APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
Homework Assignment #3

BCD_vhdl.vhd

```
55     bcd <= dozen;
56     bcd_LastDozen <= dozen;
57     elsif (CLK_mod'event and CLK_mod = '0') then
58         AN <= "1110";
59         bcd <= unit;
60         bcd_LastUnit <= unit;
61     end if;
62
63 end process count_process;
64
65 segment_process: process(bcd)
66 begin
67     case bcd is
68     when "0000" => C <= "000000011"; -- '0'
69     when "0001" => C <= "100111111"; -- '1'
70     when "0010" => C <= "001001011"; -- '2'
71     when "0011" => C <= "000011011"; -- '3'
72     when "0100" => C <= "100110011"; -- '4'
73     when "0101" => C <= "010010011"; -- '5'
74     when "0110" => C <= "010000011"; -- '6'
75     when "0111" => C <= "000111111"; -- '7'
76     when "1000" => C <= "000000001"; -- '8'
77     when "1001" => C <= "000010001"; -- '9'
78     --nothing is displayed when a number more than 9 is given as input.
79     when others => C <= "111111111";
80     end case;
81 end process segment_process;
82
83 clk_process: process(CLK)
84 begin
85     divide <= 100000; -- Convert a 100Mhz signal into a 1Khz
86     if( rising_edge(CLK) ) then
87         if(counter < divide/2-1) then
88             counter <= counter + 1;
89             CLK_mod <= '0';
90         elsif(counter < divide-1) then
91             counter <= counter + 1;
92             CLK_mod <= '1';
93         else
94             CLK_mod <= '0';
95             counter <= 0;
96         end if;
97     end if;
98 end process clk_process;
99
100 end Behavioral;
101
102
```