```
1
     -- Company: Western Michigan University
 3
     -- Engineer: Erivelton Gualter dos Santos
 4
                       21:50:25 06/03/2014
 5
     -- Create Date:
 6
     -- Design Name:
 7
     -- Module Name:
                        stopwatch - Behavioral
 8
     -- Project Name:
 9
    -- Target Devices:
     -- Tool versions:
10
11
     -- Description:
12
13
     -- Dependencies:
14
15
     -- Revision:
     -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
     library IEEE;
21
     use IEEE.STD_LOGIC_1164.ALL;
2.2
     use IEEE.STD_LOGIC_ARITH.ALL;
23
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
     -- Uncomment the following library declaration if using
2.5
26
     -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
29
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx primitives in this code.
30
     --library UNISIM;
31
32
     --use UNISIM.VComponents.all;
33
34
     entity stopwatch is
35
      port ( CLK : in std_logic;
                 SW1 : in std_logic;
36
37
                 PB0 : in std logic;
38
                 DP : out std_logic;
39
                 AN : out std logic vector (3 downto 0);
                 SEG : out std_logic_vector (6 downto 0));
40
41
     end stopwatch;
42
43
     architecture Behavioral of stopwatch is
44
45
        signal CCLK : std_logic;
46
        signal MCLK : std_logic;
47
48
        signal SHIFTR1,SHIFTR2 : std logic vector (3 downto 0) := "0000";
        signal DPB0 : std_logic := '0';
49
50
        signal DSW1 : std_logic := '0';
51
        type state is (IDLE, COUNT, STOP, FREEZE);
52
        signal PRESENT STATE : state:=IDLE;
53
54
55
        signal DIG1: std_logic_vector (3 downto 0) := "0000";
56
        signal DIG2: std_logic_vector (3 downto 0) := "0000";
57
        signal DIG3: std_logic_vector (3 downto 0) := "0000";
```

```
58
        signal DIG4: std_logic_vector (3 downto 0) := "0000";
59
60
        signal BCD: std_logic_vector (3 downto 0);
61
62
        signal COUNTING : boolean := false;
63
        signal RESET_COUNT: boolean := false;
        signal DISPLAY_FREEZE: std_logic := '0';
64
65
66
     begin
67
68
 69
                    Count Clock
70
     ______
71
     clk_main: process(CLK, CCLK)
 72
        variable DIVIDE : integer := 1000000;
       variable COUNTER_DIV : integer :=0;
73
74
     begin
75
        if (rising_edge(CLK)) then
           if(COUNTER_DIV < DIVIDE/2-1) then</pre>
 76
77
              COUNTER DIV := COUNTER DIV + 1;
              CCLK <= '0';
78
79
           elsif (COUNTER_DIV < DIVIDE-1) then</pre>
80
             COUNTER_DIV := COUNTER_DIV + 1;
81
             CCLK <= '1';
82
          else
83
             CCLK <= '0';
84
             COUNTER DIV := 0;
85
          end if;
       end if;
86
87
     end process clk_main;
88
89
                   Main Clock
90
91
92
     clk_segment: process(CLK, MCLK)
93
        variable DIVIDE : integer := 1600;
94
        variable COUNTER DIV : integer :=0;
95
     begin
96
        if (rising edge(CLK)) then
97
           if(COUNTER_DIV < DIVIDE/2-1) then</pre>
              COUNTER_DIV := COUNTER_DIV + 1;
98
             MCLK <= '0';
99
100
           elsif (COUNTER DIV < DIVIDE-1) then</pre>
             COUNTER_DIV := COUNTER_DIV + 1;
101
102
             MCLK <= '1';
103
          else
             MCLK <= '0';
104
105
             COUNTER DIV := 0;
106
          end if;
107
       end if;
108
     end process clk_segment;
109
110
     ______
     ----- Debouncing SW1
111
     _____
112
113
114 process (MCLK, SW1)
```

```
115
    begin
116
       if (MCLK='1' and MCLK'event) then
117
           SHIFTR1(2 downto 0) <= SHIFTR1(3 downto 1);</pre>
118
           SHIFTR1(3) <= SW1;
           if (SHIFTR1 = "0000") then
119
120
             DSW1 <= '0';
121
           else
122
             DSW1 <= '1';
          end if;
123
124
       end if;
125
        -- simulaco
126
        -- DSW1 <= SW1;
127
     end process;
128
129
130
     ----- Debouncing PB0
     ______
131
132
133
    process(MCLK,PB0)
134
    begin
       if (MCLK='1' and MCLK'event) then
135
136
           SHIFTR2(2 downto 0) <= SHIFTR2(3 downto 1);</pre>
137
           SHIFTR2(3) <= PB0;
           if (SHIFTR2 = "0000") then
138
              DPB0 <= '0';
139
140
           else
141
             DPB0 <= '1';
142
          end if;
       end if;
143
        -- simulaco
144
       -- DPB0 <= PB0;
145
146
    end process;
147
148
149
                 Display Controller
150
151
152
     process(MCLK, DISPLAY_FREEZE, DIG1, DIG2, DIG3, DIG4)
153
       variable SEL: STD LOGIC vector(1 downto 0) := "00";
        variable FDIG1: std_logic_vector (3 downto 0);
154
        variable FDIG2: std_logic_vector (3 downto 0);
155
156
        variable FDIG3: std logic vector (3 downto 0);
157
        variable FDIG4: std logic vector (3 downto 0);
158
159
    begin
160
       if (MCLK='1' and MCLK'event ) then
161
           SEL:=SEL+1;
162
        end if;
        if (DISPLAY_FREEZE = '1' and DISPLAY_FREEZE'event) then
163
164
          FDIG1 := DIG1;
          FDIG2 := DIG2;
165
           FDIG3 := DIG3;
166
167
          FDIG4 := DIG4;
168
       end if;
169
170
       case SEL is
171
         when "00" =>
```

```
172
              if (DISPLAY_FREEZE = '1') then
173
                BCD <= FDIG1;
174
              else
175
                BCD <= DIG1;
              end if;
176
177
             AN <= "1110";
              DP <= '1';
178
179
           when "01"=>
180
             if (DISPLAY FREEZE = '1') then
                BCD <= FDIG2;
181
182
              else
183
                BCD <= DIG2;
184
              end if;
              AN <= "1101";
185
              DP <= '1';
186
          when "10"=>
187
188
             if (DISPLAY FREEZE = '1') then
189
                BCD <= FDIG3;
190
              else
191
                BCD <= DIG3;
             end if;
192
              AN <= "1011";
193
194
              DP <= '0';
195
          when others=>
             if (DISPLAY_FREEZE = '1') then
196
197
                BCD <= FDIG4;
198
              else
199
                BCD <= DIG4;
200
              end if;
201
              AN <= "0111";
              DP <= '1';
202
203
       end case;
204
205
     end process;
206
207
      ---- 7 segments Decoder
208
209
     _____
    segment_process: process(BCD)
210
211
     begin
212
       case BCD is
       when "0000"=> SEG <="0000001"; -- '0'
213
214
       when "0001"=> SEG <="1001111"; -- '1'
        when "0010"=> SEG <="0010010"; -- '2'
215
       when "0011"=> SEG <="0000110"; -- '3'
216
       when "0100"=> SEG <="1001100"; -- '4'
217
       when "0101"=> SEG <="0100100"; -- '5'
218
        when "0110"=> SEG <="0100000"; -- '6'
219
       when "0111"=> SEG <="0001111"; -- '7'
220
221
       when "1000"=> SEG <="0000000"; -- '8'
        when "1001"=> SEG <="0000100"; -- '9'
222
223
       when others=> SEG <="11111111";
224
        end case;
     end process segment_process;
225
226
227
228
                      Counter
```

```
229
230
      counter: process(CCLK, DSW1, RESET_COUNT)
231
232
     begin
233
      if (CCLK'event and CCLK = '1') then
234
           if (COUNTING = true) then
               if (DIG4 = "0101" and DIG3 = "1001" and DIG2 = "1001" and DIG1 = "1001") then
235
       -- 59.99
                 DIG4 <= "0000";
236
                 DIG3 <= "0000";
237
                 DIG2 <= "0000";
238
239
                 DIG1 <= "0000";
240
               elsif (DIG3 = "1001" and DIG2 = "1001" and DIG1 = "1001") then -- X9.99
241
                 DIG4 <= DIG4 + 1;
242
                 DIG3 <= "0000";
243
                 DIG2 <= "0000";
244
                 DIG1 <= "0000";
              elsif (DIG2 = "1001" and DIG1 = "1001") then -- XX.99
245
                 DIG3 <= DIG3 + 1;
246
                 DIG2 <= "0000";
247
                 DIG1 <= "0000";
248
              elsif (DIG1 = "1001") then -- XX.X9
249
250
                 DIG2 <= DIG2 + 1;
251
                 DIG1 <= "0000";
252
               else -- XX.XX
253
                 DIG1 <= DIG1 + 1;
               end if;
254
255
           elsif (RESET_COUNT = true) then
256
              DIG4 <= "0000";
              DIG3 <= "0000";
257
              DIG2 <= "0000";
258
              DIG1 <= "0000";
259
260
           end if;
261
        end if;
262
263
     end process counter;
264
265
266
                     STATE MACHINE
267
      machine: process(MCLK, DSW1, CCLK)
268
269
      --variable reset: integer :=0;
270
        --variable regreset: boolean := false;
271
     begin
272
        if (MCLK'event and MCLK = '1') then
273
           case PRESENT_STATE is
           when IDLE =>
2.74
275
               DISPLAY FREEZE <= '0';
276
              COUNTING
                         <= false;
277
              if (DPB0 = '1') then
278
                  PRESENT STATE <= FREEZE;
279
280
               elsif (DSW1 = '1') then
                 PRESENT_STATE <= COUNT;
281
282
283
                  PRESENT_STATE <= IDLE;
284
              end if;
```

326

```
285
286
            when COUNT =>
               DISPLAY_FREEZE <= '0';</pre>
287
288
               COUNTING
                             <= true;
289
               RESET_COUNT
                              <= false;
290
291
               if(DSW1 = '1' and DPB0 = '1') then
292
                  PRESENT_STATE <= FREEZE;</pre>
293
               elsif (DSW1 = '1') then
294
                  PRESENT_STATE <= COUNT;
295
               elsif (DSW1 = '0') then
296
                  PRESENT_STATE <= STOP;
               end if;
297
298
299
            when STOP =>
300
               COUNTING
                              <= false;
               RESET_COUNT <= true;
301
302
               DISPLAY_FREEZE <= '1';</pre>
303
304
               if (DSW1 = '1') then
305
                  PRESENT_STATE <= COUNT;
306
               else
307
                  PRESENT_STATE <= STOP;
308
               end if;
309
            when FREEZE =>
310
               DISPLAY FREEZE <= '1';
311
312
               COUNTING
                         <= true;
313
314
               if (DPB0 = '1') then
                  PRESENT STATE <= FREEZE;
315
316
317
                  PRESENT_STATE <= COUNT;
318
               end if;
319
320
           end case;
321
        end if;
322 end process machine;
323
324
    end Behavioral;
325
```