

**Homework Assignment #3** 

Name: Erivelton Gualter dos Santos

Win Numer: 143101929

Dr. Janos L. Grantner



### Task 1:


Develop a behavioral VHDL program for a **synchronous** (**clocked**) **2-digit, modulo-32 binary-coded-decimal** (**BCD**) **up counter.** The counter should **count from 0 up to 31** and then continue from 0 again. The counter should have an **active high CLR** signal to reset its contents to 0 at any time. The counter's state should be displayed on the **7-segment display module** of the Nexys 3 Board. Both the CLK and the CLR signals should be mapped to pushbuttons, respectively. You should pick a push button for the CLK signal that is connected to a **GCLK pin** of your FPGA. You should implement this counter using the FPGA, the 7-segment display and push-buttons on your Nexys 3 Board. Note: you should use the 100MHz clock available on the Nexys 3 Board for creating the required signal timings for the 7-Segment Display module. Introduce a **suitable delay** to make the CLK signal **bounce free, if needed**.


### **Task**

The task of "synchronous (clocked) 2-digit, modulo-32, binary-coded-decimal (BCD) up counter" is a counter 0-31 that shows in the display of 7-segment LEDS. The Nexys3 board contains four-digit; however, for this activity will be utilized only 2 display.

Check above the connection of seven-segment:









An un-illuminated seven-segment display, and 10 patterns corresponding to decimal digits

Numeric Number	CA CB CC CD CE CF CG DP
0	00000011
1	10011111
2	00100101
3	00001101
4	10011001
5	01001001
6	01000001
7	00011111
8	0000001
9	00001001

Simulation: macro.do

restart

# For simulation I dived in two projects because there is a issue about the low frequency

force CLK 0 0, 1 10ns -r 20ns force CLR 0

# Test the CLR run 155ns force CLR 1 run 155ns force CLR 0

# Count the numbers run 3000ns



### File .ucf

```
# PlanAhead Generated physical constraints
NET "AN[3]" LOC = P17;
# PlanAhead Generated IO constraints
NET "AN[3]" IOSTANDARD = LVCMOS33;
# PlanAhead Generated physical constraints
NET "AN[0]" LOC = N16;
NET "AN[1]" LOC = N15;
NET "AN[2]" LOC = P18;
# PlanAhead Generated IO constraints
NET "AN[2]" IOSTANDARD = LVCMOS33;
NET "AN[1]" IOSTANDARD = LVCMOS33;
NET "AN[0]" IOSTANDARD = LVCMOS33;
NET "C[7]" IOSTANDARD = LVCMOS33;
NET "C[6]" IOSTANDARD = LVCMOS33;
NET "C[5]" IOSTANDARD = LVCMOS33;
NET "C[4]" IOSTANDARD = LVCMOS33;
NET "C[3]" IOSTANDARD = LVCMOS33;
NET "C[2]" IOSTANDARD = LVCMOS33;
NET "C[1]" IOSTANDARD = LVCMOS33;
NET "C[0]" IOSTANDARD = LVCMOS33;
# PlanAhead Generated physical constraints
NET "C[7]" LOC = T17;
NET "C[6]" LOC = T18;
NET "C[5]" LOC = U17;
NET "C[4]" LOC = U18;
NET "C[3]" LOC = M14;
NET "C[2]" LOC = N14;
NET "C[1]" LOC = L14;
NET "C[0]" LOC = M13;
```



NET "CLR" LOC = C4;

# PlanAhead Generated IO constraints


NET "CLR" IOSTANDARD = LVCMOS33; NET "CLK" IOSTANDARD = LVCMOS33;

# PlanAhead Generated physical constraints


NET "CLK" LOC = V10;

### Wave


The simulation has adapt for the simulation because the frequency is too low.








#### **Counter working**







#### The counter keep going working normally














When the counter is "31". The next digit is "00"



```
BCD vhdl.vhd
      library IEEE;
      use IEEE.STD_LOGIC_1164.ALL; -- include functions to perform logical
   3 use IEEE.NUMERIC STD.ALL;
                                 -- arithmetic functions with Signed or Unsigned
       values
   4
   5
      entity BCD whdl is
   6
         Port ( CLK : in STD LOGIC;
                                                           -- Clock signal
                 CLR : in STD LOGIC;
                                                           -- Clear
                 AN : out STD LOGIC VECTOR (3 downto 0); --
   8
   9
                 C : out STD LOGIC VECTOR (7 downto 0));
      end BCD_vhdl;
  10
  11
  12
      architecture Behavioral of BCD_vhdl is
        signal dosen: UNSIGNED (3 downto 0) := "0000";
  13
  14
         signal unit : UNSIGNED (3 downto 0) := "1001";
        signal bcd : UNSIGNED(3 downto 0);
  15
  16
        signal counter, divide : integer := 0;
  17
         signal CLK mod : std logic;
        signal mux : std logic;
  18
  19
        signal bcd_LastUnit : UNSIGNED(3 downto 0);
  20
  21
        signal bcd LastDozen : UNSIGNED(3 downto 0);
  22
  23 begin
  24
  25
      count_process: process(unit, dozen, CLR, CLK_mod)
  26
  27
        if (CLK_mod'event and CLK_mod = '1') then
            if (CLR = '0') then
  28
               if ((unit = "0000" and dozen = "0011") or CLR = '1') then
  29
                  dozen <= "00000";
                  unit <= "0001";
  31
  32
               else
  33
                  if (unit = "1001") then
                     unit <= "00000";
  34
                  else
  36
                    unit <= unit + 1;
  37
                  end if;
  38
                  if (unit = "1000") then
  39
                    dozen <= dozen + 1;
  40
                  end if;
  41
               end if;
  42
  43
            else
  44
               unit <= "00000";
               dozen <= "0000";
  45
  46
            end if:
            if (bcd_LastUnit = "0001" and bcd_LastDogen = "0011") then
  47
  48
               unit <= "00000";
  49
               dozen <= "00000";
  50
            end if;
  51
        end if;
  52
         if (CLK_mod'event and CLK_mod = '1') then
 53
            AN <= "1101";
```



```
BCD vhdl.vhd
            bcd <= domen;
 55
 56
            bcd LastDozen <= dozen;
 57
         elsif (CLK mod'event and CLK mod = '0') then
           AN <= "1110";
 58
           bcd <= unit;
 60
           bcd LastUnit <= unit;
 61
        end if;
 63
      end process count process;
 64
 65
      segment process: process(bcd)
 66
     begin
 67
         case bod is
 68
         when "0000"=> C <="00000011"; -- '0'
         when "0001"=> C <="10011111"; -- '1'
 69
         when "0010"=> C <="00100101"; -- '2'
        when "0011"=> C <="00001101"; -- '3'
 71
         when "0100"=> C <="10011001";
 72
 73
         when "0101"=> C <="01001001";
         when "0110"=> C <="01000001"; -- '6'
 74
         when "0111"=> C <="00011111"; -- '7'
 75
 76
         when "1000"=> C <="00000001"; -- '8'
        when "1001"=> C <="00001001"; -- '9'
 77
          --nothing is displayed when a number more than 9 is given as input.
 79
         when others=> C <="111111111";
 8.0
         end case;
     end process segment_process;
 81
 82
 83
      clk_process: process(CLK)
 84
 85
         divide <= 100000;
                                -- Convert a 100Mhz signal into a 1Khz
         if( rising_edge(CLK) ) then
 86
            if(counter < divide/2-1) then
 88
               counter <= counter + 1;
               CLK mod <= '0';
 89
 90
            elsif(counter < divide-1) then
               counter <= counter + 1;
 91
               CLK mod <= '1';
 93
            else
               CLK_mod <= '0';
 94
 95
               counter <= 0;
 96
            end if;
         end if:
 97
 98
     end process clk process;
 99
100
      end Behavioral;
101
102
```