











SN74LVC1G80

SCES221S - APRIL 1999 - REVISED NOVEMBER 2016

SN74LVC1G80 Single Positive-Edge-Triggered D-Type Flip-Flop

Features

- Available in the Texas Instruments NanoFree™ Package
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Supports Down Translation to V_{CC}
- Maximum t_{pd} of 4.2 ns at 3.3 V
- Low Power Consumption, 10-µA Maximum I_{CC}
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- **Test and Measurement**
- Enterprise Switching
- Telecom Infrastructure
- Motor Drives

3 Description

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V V_{CC} operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

package technology is a major breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVC1G80DBV	SOT-23 (5)	2.90 mm × 1.60 mm
SN74LVC1G80DCK	SC70 (5)	2.00 mm x 1.25 mm
SN74LVC1G80YZP	DSBGA (5)	1.41 mm × 0.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



(1) TG - Transmission Gate



Table of Contents

1	Features 1	8	Detailed Description	11
2	Applications 1		8.1 Overview	11
3	Description 1		8.2 Functional Block Diagram	11
4	Revision History2		8.3 Feature Description	11
5	Pin Configuration and Functions3		8.4 Device Functional Modes	11
6	Specifications4	9	Application and Implementation	12
•	6.1 Absolute Maximum Ratings		9.1 Application Information	12
	6.2 ESD Ratings		9.2 Typical Application	12
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	14
	6.4 Thermal Information	11	Layout	14
	6.5 Electrical Characteristics		11.1 Layout Guidelines	14
	6.6 Timing Requirements: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		11.2 Layout Example	14
	6.7 Timing Requirements: $T_{\Delta} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ 6	12	Device and Documentation Support	15
	6.8 Switching Characteristics: $T_A = -40^{\circ}\text{C}$ to +85°C, $C_I =$		12.1 Documentation Support	
	15 pF 7		12.2 Receiving Notification of Documentation Updates	15
	6.9 Switching Characteristics: $T_A = -40^{\circ}\text{C}$ to +85°C, $C_L =$		12.3 Community Resources	15
	30 pF or 50 pF		12.4 Trademarks	15
	6.10 Switching Characteristics: T _A = -40°C to +125°C, C _L = 30 pF or 50 pF		12.5 Electrostatic Discharge Caution	15
	6.11 Operating Characteristics		12.6 Glossary	15
	6.12 Typical Characteristics 8	13	Mechanical, Packaging, and Orderable	
7	Parameter Measurement Information		Information	15
•	i arameter measurement information			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision R (December 2013) to Revision S

Page

•	Added Applications section, Device Information table, ESD Ratings table, Thermal Information table, Typical Characteristics section, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 4
•	Added max junction temperature to the Recommended Operating Conditions table	. 5
•	Added operating free-air temperature for YZP package to the Recommended Operating Conditions table	. 5
•	Changed R _{0JA} value for DBV package from: 206°C/W to: 243.4°C/W	. 5
•	Changed R _{0JA} value for DCK package from: 252°C/W to: 278.9°C/W	. 5
•	Changed R _{0JA} value for YZP package from: 132°C/W to: 136.9°C/W	. 5

Changes from Revision Q (January 2007) to Revision R

Page


•	Updated document to new TI data sheet format.	. 1
•	Removed Ordering Information table.	. 1
•	Updated I _{off} in <i>Features</i> .	. 1
•	Updated operating temperature range.	. 4
•	Added ESD warning	15


Submit Documentation Feedback


Copyright © 1999–2016, Texas Instruments Incorporated



5 Pin Configuration and Functions







Pin Functions⁽¹⁾

PIN		1/0	DESCRIPTION		
NO.	NAME	I/O	DESCRIPTION		
1	D	I	Data input		
2	CLK	I	Clocking input		
3	GND	_	Ground pin		
4	Q	0	Flip-flop output		
5	V _{CC}	_	Power pin		

(1) See Mechanical, Packaging, and Orderable Information for dimensions

Copyright © 1999–2016, Texas Instruments Incorporated

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage (2)		-0.5	6.5	V
Vo	Voltage applied to any output in the high-impedance	e or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage applied to any output in the high or low stat	e ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	٥C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V/EOD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V
	alconargo	Machine model (MM)	±200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
\/	Cumply valtage	Operating	1.65	5.5	٧
V_{CC}	Supply voltage	Data retention only	1.5		V
	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		
V		V_{CC} = 2.3 V to 2.7 V	1.7		V
V _{IH}		$V_{CC} = 3 V \text{ to } 3.6 V$	2		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{CC}$		
	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
\/		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
V _{IL}		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$0.3 \times V_{CC}$	
V_{I}	Input voltage		0	5.5	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 1.65 V		-4	
		$V_{CC} = 2.3 \text{ V}$		8–	
I _{OH}	High-level output current	V 2.V		-16	mA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 4.5 V		-32	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74LVC1G80

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in *Recommended Operating Conditions*.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
		V _{CC} = 1.65 V		4	
l _{OL}	Low-level output current	V _{CC} = 2.3 V		8	
		V 2V		16	mA
		V _{CC} = 3 V		24	
		V _{CC} = 4.5 V		32	
		V _{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
T_{J}	Junction temperature			150	°C
-		DBV and DCK packages	-40	125	°C
T_A	Operating free-air temperature	YZP package	-40	85	-0

6.4 Thermal Information

		SN74LVC1G80			
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	YZP (DSBGA)	UNIT
		5 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	243.4	278.9	136.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	179	121.3	1.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	65.6	32.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	58.4	7.5	6.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	77	64.9	32.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDIT	IONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT
	$I_{OH} = -100 \ \mu A$		1.65 V to 5.5 V	V _{CC} - 0.1		
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2		
V	$I_{OH} = -8 \text{ mA}$		2.3 V	1.9		V
V _{OH}	I _{OH} = -16 mA		3 V	2.4		V
	$I_{OH} = -24 \text{ mA}$		3 V	2.3		
	$I_{OH} = -32 \text{ mA}$		4.5 V	3.8		
	I _{OL} = 100 μA		1.65 V to 5.5 V		0.1	
V _{OL}	I _{OL} = 4 mA		1.65 V		0.45	V
	$I_{OL} = 8 \text{ mA}$		2.3 V		0.3	
VOL	I _{OL} = 16 mA		3 V		0.4	
	I _{OL} = 24 mA		3 V		0.55	
	I _{OL} = 32 mA		4.5 V		0.55	
I _I CLK or D inputs	$V_I = 5.5 \text{ V or GND}$		0 to 5.5 V		±10	μA
l _{off}	V_I or $V_O = 5.5 \text{ V}$		0		±10	μA
Icc	V _I = 5.5 V or GND,	I _O = 0	1.65 V to 5.5 V		10	μA
ΔI _{CC}	One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND		3 V to 5.5 V		500	μА
C _i	V _I = V _{CC} or GND	$T_A = -40$ °C to 85°C	3.3 V		3.5	pF

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Submit Documentation Feedback



6.6 Timing Requirements: $T_A = -40$ °C to +85°C

over recommended operating free-air temperature range, $T_A = -40$ °C to +85°C (unless otherwise noted) (see Figure 2)

			V _{cc}	MIN	MAX	UNIT
			V _{CC} = 1.8 V ± 0.15 V			
	Clask fraguency	Clock frequency			100	MHz
f _{clock}	Clock frequency		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		160	IVI⊓∠
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$			
			V _{CC} = 1.8 V ± 0.15 V			
t _w	Dulas duration OLK bink and		V _{CC} = 2.5 V ± 0.2 V	0.5		
	Pulse duration, CLK high or low		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.5		ns
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$			
			V _{CC} = 1.8 V ± 0.15 V	2.3		
		Doto high	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		
		Data high	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
	Catus time hafara CLIVA		$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1		
t _{su}	Setup time before CLK↑		V _{CC} = 1.8 V ± 0.15 V	2.5		ns
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		
		Data low	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1		
			V _{CC} = 1.8 V ± 0.15 V	0		
	Hold time data after OLIVA		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	0.2		
t _h	noid time, data after CLK↑	Hold time, data after CLK↑		0.9		ns
i			V _{CC} = 5.5 V ± 0.5 V	0.4		

6.7 Timing Requirements: $T_A = -40^{\circ}C$ to $+125^{\circ}C$

over recommended operating free-air temperature range, $T_A = -40$ °C to +125°C (unless otherwise noted) (see Figure 2)

			V _{CC}	MIN	MAX	UNIT
			V _{CC} = 1.8 V ± 0.15 V			
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		160	MHz
f _{clock}	Clock frequency		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		160	IVITZ
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
t _w Pulse duration, CLK high or low		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.5			
	Pulse duration, CLK high or low		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.5		ns
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$			
			V _{CC} = 1.8 V ± 0.15 V	2.3		
		Data high	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		ns
		Data high	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
	Catus time before CLIVA		$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1		
su	Setup time before CLK↑		V _{CC} = 1.8 V ± 0.15 V	2.5		
		Data low	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		
		Data low	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1		
			V _{CC} = 1.8 V ± 0.15 V	0		
	Hold time data after CLIVA		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	0.2		ns
h	Hold time, data after CLK↑		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.9		
				0.4		

Product Folder Links: SN74LVC1G80

Submit Documentation Feedback



6.8 Switching Characteristics: $T_A = -40^{\circ}\text{C}$ to +85°C, $C_L = 15 \text{ pF}$

over recommended operating free-air temperature range, $T_A = -40^{\circ}\text{C}$ to +85°C, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN	MAX	UNIT
			V _{CC} = 1.8 V ± 0.15 V			
f _{max}			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	160		
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	160		MHz
			$V_{CC} = 5 V \pm 0.5 V$			
t _{pd}	CLK		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3	9.1	
		Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5	6	
		Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3	4.2	ns
			V _{CC} = 5 V ± 0.5 V	1.1	3.8	

6.9 Switching Characteristics: $T_A = -40^{\circ}\text{C}$ to +85°C, $C_L = 30$ pF or 50 pF

over recommended operating free-air temperature range, $T_A = -40$ °C to +85°C, $C_L = 30$ pF or 50 pF (unless otherwise noted) (see Figure 3)

	FROM	то				
PARAMETER FROM (INPUT)		(OUTPUT)	V _{cc}	MIN	MAX	UNIT
			V _{CC} = 1.8 V ± 0.15 V			
f _{max}			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	160		MHz
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	160		IVITZ
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	4.4	9.9	
t _{pd}	CLK	Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.3 7 2 5.2		ns
	CLK	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			
			V _{CC} = 5 V ± 0.5 V	1.3	4.5	

6.10 Switching Characteristics: $T_A = -40$ °C to +125°C, $C_L = 30$ pF or 50 pF

over recommended operating free-air temperature range, $T_A = -40$ °C to +125°C, $C_L = 30$ pF or 50 pF (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN	MAX	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
<u>,</u>			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	160		MHz
Imax			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		IVII IZ
			$V_{CC} = 5 V \pm 0.5 V$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	4.4	12.5	
	CLK	Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.3	8.5	
t _{pd}		Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2	6	ns
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1.3	5.5	

6.11 Operating Characteristics

 $T_A = 25^{\circ}C$

I A	- 23 0				
	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			V _{CC} = 1.8 V	24	
_	Dower dissination consistence	6 40 MHz	V _{CC} = 2.5 V	24	~F
C _{pd}	Power dissipation capacitance	f = 10 MHz	V _{CC} = 3.3 V	25	pF
			V _{CC} = 5 V	27	

Product Folder Links: SN74LVC1G80



6.12 Typical Characteristics

This plot shows the different I_{CC} values for various voltages on the data input (D). Voltage sweep on the input is from 0 V to 7 V. $V_{CC} = 5$ V.





Figure 1. $I_{\rm CC}$ vs $V_{\rm IN}$

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated




7 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LUAD	CINCUIT	

.,	INI	PUTS	V				.,
V _{cc}	V,	V ₁ t _r /t _r V _M V _{LOAD}		C _L	R _∟	V _Δ	
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.15 V
$2.5~V~\pm~0.2~V$	V_{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.15 V
$3.3~V\pm0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 M Ω	0.3 V
5 V ± 0.5 V	V_{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 M Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{\circ} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $t_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




Parameter Measurement Information (continued)



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

,,	INF	PUTS	.,	V		-	.,
V _{cc}	V,	t,/t,	V _M	V _{LOAD}	C _∟	$R_{\scriptscriptstyle L}$	$V_{\scriptscriptstyle{\Delta}}$
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V_{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V_{cc}	≤2.5 ns	V _{cc} /2	2 × V _{cc}	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \,\Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and \dot{t}_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. $t_{\text{PLH}}^{\text{F2L}}$ and $t_{\text{PHL}}^{\text{F2L}}$ are the same as $t_{\text{pd}}^{\text{eff}}$
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

The SN74LVC1G80 is a single positive-edge-trigger D-type flip-flop. Data at the input (D) is transferred to the output (\overline{Q}) on the positive-going edge of the clock pulse when the setup time requirement is met. Because the clock triggering occurs at a voltage level, it is not directly related to the rise time of the clock pulse. This allows for data at the input to be changed without affecting the level at the output, following the hold-time interval.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

This device has a wide operating VCC range of 1.65 V to 5.5 V. The wide operating range allows for a broad range of systems the device can be used in. The output can handle This device is full specified for partial-power-down applications. When $V_{CC} = 0$, the I_{off} circuitry disables the outputs, preventing damaging current backflow through the device.

8.4 Device Functional Modes

Copyright © 1999-2016, Texas Instruments Incorporated

Table 1 lists the functional modes of the SN74LVC1G80.

Table 1. Function Table

INP	UTS	OU <u>T</u> PUT
CLK	D	Q
1	Н	L
↑	L	Н
L	Х	Q_0

Product Folder Links: SN74LVC1G80



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A useful application for the SN74LVC1G80 is using it as a frequency divider. By feeding back the output $(\overline{\mathbb{Q}})$ to the input (D), the output will toggle on every rising edge of the clock waveform. In other words, the output goes HIGH once every two clock cycles so essentially the frequency of the clock signal is divided by a factor of two. The SN74LVC1G80 does not have preset or clear functions so the initial state of the output is unknown. This application implements the use of a microcontroller GPIO pin to initially set the input HIGH, so the output LOW. Initialization is not needed, but should be kept in mind. Post initialization, the GPIO pin is set to a high impedance mode. Depending on the microcontroller, the GPIO pin could be set to an input and used to monitor the clock division.

9.2 Typical Application




Figure 5. Clock Frequency Division

9.2.1 Design Requirements

For this application a resistor needs to be placed on the feedback line in order for the initialization voltage from the microcontroller to overpower the signal coming from the output (\overline{Q}) . Without it the state at the input would be challenged by the GPIO from the microcontroller and from the output of the SN74LVC1G80.

The SN74LVC1G80 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For rise time and fall time specifications, see Δt/Δv in Recommended Operating Conditions.
 - For specified high and low levels, see V_{IH} and V_{IL} in *Recommended Operating Conditions*.
 - Input voltages are recommended to not go below 0 V and not exceed 5.5 V for any V_{CC}. See Recommended Operating Conditions.
- 2. Recommended output conditions:
 - Load currents should not exceed ±50 mA. See Absolute Maximum Ratings.
 - Output voltages are recommended to not go below 0 V and not exceed the V_{CC} voltage. See Recommended Operating Conditions.

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated



Typical Application (continued)

3. Feedback resistor:

– A 10-kΩ resistor is chosen here to bias the input so the microcontroller GPIO output can initialize the input and output. The resistor value is important because a resistance too high, say at 1 MΩ, would cause too much of a voltage drop, causing the output to no longer be able to drive the input. On the other hand, a resistor too low, such as a 1 Ω , would not bias enough and might cause current to flow into the microcontroller, possibly damaging the device.

9.2.3 Application Curve




Figure 6. Frequency Division

Submit Documentation Feedback



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in *Absolute Maximum Ratings*. Each VCC terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-µF bypass capacitor is recommended. If multiple pins are labeled VCC, then a 0.01-µF or 0.022-µF capacitor is recommended for each VCC because the VCC pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example VCC and VDD, a 0.1-µF bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 7 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 7. Trace Example

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004).

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC1G80





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC1G80DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C805, C80F, C80J, C80R)	Samples
SN74LVC1G80DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C80F	Samples
SN74LVC1G80DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C80F	Samples
SN74LVC1G80DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(C805, C80F, C80J, C80R)	Samples
SN74LVC1G80DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C80F	Samples
SN74LVC1G80DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(CX5, CXF, CXJ, CX K, CXR)	Samples
SN74LVC1G80DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CX5	Samples
SN74LVC1G80DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CX5	Samples
SN74LVC1G80DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(CX5, CXF, CXJ, CX K, CXR)	Samples
SN74LVC1G80YZPR	ACTIVE	DSBGA	YZP	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(CX7, CXN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

10-Dec-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G80:

Automotive: SN74LVC1G80-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G80DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G80DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LVC1G80DBVT	SOT-23	DBV	5	250	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G80DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G80DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LVC1G80DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G80DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LVC1G80DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G80DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G80DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G80DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G80DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G80YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 18-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LVC1G80DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G80DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G80DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G80DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G80DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74LVC1G80DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G80DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G80DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74LVC1G80DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G80DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G80DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G80DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G80DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G80YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.



DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated