### Sega Game Gear on a Chip

Max Thrun | Samir Silbak

University of Cincinnati

Fall 2012

### Agenda

- Problem Description
- Design Process
- Requirements/Assessment Metrics/Test Plan
- Design Overview
- Project Limitations
- Demonstration

Reimplement all the digital components of a legacy computer system in a FPGA

- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
   Reimplementation can be embedded in new designs



- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
   Reimplementation can be embedded in new designs



- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
   Reimplementation can be embedded in new designs



- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
   Reimplementation can be embedded in new designs



- 1. Break down system components according to the original system architecture
- Implement each component in Verilog matching the original functionality described by official and non official documents
- Simulate each components functionality and compare it against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)

- 1. Break down system components according to the original system architecture
- 2. Implement each component in Verilog matching the original functionality described by official and non official documents
- Simulate each components functionality and compare it against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)

- 1. Break down system components according to the original system architecture
- 2. Implement each component in Verilog matching the original functionality described by official and non official documents
- 3. Simulate each components functionality and compare it against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)

- 1. Break down system components according to the original system architecture
- 2. Implement each component in Verilog matching the original functionality described by official and non official documents
- 3. Simulate each components functionality and compare it against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)

## Implementation Priority

- 1. Flash Memory Interface
- 2. Memory Management Unit (MMU)
- 3. Z80 + System RAM
- 4. Cartridge Mapper
- 5. VGA Driver
- 6. Background Tiles + VRAM
- 7. Video Display Processor Logic (VDP)
- 8. Sprites
- 9. Controller Input
- 10. Sound

- 1. **VGA Output** Need to output video via VGA which is the most common video interface found on FPGA development boards.
- ROM Loading Need to be able to easily load in different game and test ROMs into the Flash memory chip on the dev board.
- Accurate Re-implementation Overall goal of this project is to re-implement the Sega Game Gear as accurately as possible. User should not be able to tell its not the original hardware.
- 4. Accurate Architecture Overall system architecture should be as clean as possible and closely match that of the original Game Gear.

- VGA Output Need to output video via VGA which is the most common video interface found on FPGA development boards.
- ROM Loading Need to be able to easily load in different game and test ROMs into the Flash memory chip on the dev board.
- Accurate Re-implementation Overall goal of this project is to re-implement the Sega Game Gear as accurately as possible. User should not be able to tell its not the original hardware.
- 4. Accurate Architecture Overall system architecture should be as clean as possible and closely match that of the original Game Gear.

- 1. **VGA Output** Need to output video via VGA which is the most common video interface found on FPGA development boards.
- ROM Loading Need to be able to easily load in different game and test ROMs into the Flash memory chip on the dev board.
- 3. Accurate Re-implementation Overall goal of this project is to re-implement the Sega Game Gear as accurately as possible. User should not be able to tell its not the original hardware.
- 4. Accurate Architecture Overall system architecture should be as clean as possible and closely match that of the original Game Gear.

- VGA Output Need to output video via VGA which is the most common video interface found on FPGA development boards.
- ROM Loading Need to be able to easily load in different game and test ROMs into the Flash memory chip on the dev board.
- 3. Accurate Re-implementation Overall goal of this project is to re-implement the Sega Game Gear as accurately as possible. User should not be able to tell its not the original hardware.
- 4. Accurate Architecture Overall system architecture should be as clean as possible and closely match that of the original Game Gear.

### **Assesment Metrics**

Function	Requirement Specification	Design Verified	Device Validated
VGA Output	Design must output video at 640x480 to a VGA monitor	Yes	Yes
Sega Mapper	Design must implement the Sega Memory Mapper	Yes	Yes
Video Display Processor	Design must implement the TMS9918	Partly	Partly
Game ROM stored in flash	Design must be able to load game ROMs from flash	Yes	Yes
Controller Input	Design must implement a single controller	No	No
Game Gear system functionality	Design must implement the same functionality as the original Game Gear	Partly	Partly

### Test Plan

Test plan split up into 3 areas

- Z80, RAM, Cartridge
- VDP Background Tile Rendering
- System Simulation vs Emulator

## Z80, RAM, Cartridge Test

- Connect 8 LEDs to Z80 IO port 1
- 2. Write simple Z80 test program that increments IO port 1
- 3. Load test program into flash
- 4. Divide Z80 clock down to 10Hz
- Verify LEDs incrementing on development board

```
1 __sfr __at (0x01) debug;
2 int main() {
3    debug = 0x38;
4    while (1) {}
5    return 0;
6 }
```


## VDP Background Tile Rendering


- Obtain VRAM dump from the Osmose emulator
- Verify dump integrity using rendering program on computer
- Transfer dump to FPGA VRAM via the 'MemSend' tool
- 4. Verify that the resulting image on screen matches the emulator



- 1. Insert print statements on all memory and IO accesses in emulator
- 2. Do the same for the Verilog system level simulation
- 3. Run emulator and simulation on same ROM
- 4. Diff the print logs
- Verify that the memory and IO accesses match between the emulator and simulation

/tmp/sim.log ▼ Browse	/tmp/emu.log ▼ Browse	
25 car n. 0200 (000200)	25 car n. 0267 (000267)	
26 car_r: 0267 (000267)	26 car_r: 0267 (000267)	
27 ram_w: fffd <- 00	27 ram_w: fffd <- 00	
28 [mem] Bank 0 set to 00	28 [mem] Bank 0 set to 00	
29 car_r: 0268 (000268)	29 car_r: 0268 (000268)	
30 car_r: 0269 (000269)	30 car_r: 0269 (000269)	
31 car_r: 026a (00026a)	31 car_r: 026a (00026a)	
32 car_r: 026b (00026b)	32 car_r: 026b (00026b)	
33 car_r: 026c (00026c)	33 car_r: 026c (00026c)	
34 ram_w: fffe <- 01	34 ram_w: fffe <- 01	
35 [mem] Bank 1 set to 01	35 [mem] Bank 1 set to 01	
36 car_r: 026d (00026d)	36 car_r: 026d (00026d)	
37 car_r: 026e (00026e)	37 car_r: 026e (00026e)	
38 car_r: 026f (00026f)	38 car_r: 026f (00026f)	
39 car r: 0270 (000270)	39 car r: 0270 (000270)	
40 car r: 0271 (000271)	40 car r: 0271 (000271)	
41 ram w: ffff <- 02	41 ram w: ffff <- 02	
42 [mem] Bank 2 set to 02	42 [mem] Bank 2 set to 02	
43 car r: 0272 (000272)	43 car r: 0272 (000272)	
44 car r: 0273 (000273)	44 car_r: 0273 (000273)	
45 car_r: 0274 (000274)	45 car_r: 0274 (000274)	





```
34874 car r: 05e6 (0005e6)
                                      34707 car r: 05e6 (0005e6)
34875 car r: 05e7 (0005e7)
                                      34708 car r: 05e7 (0005e7)
34876 car r: 05e8 (0005e8)
                                      34709 car r: 05e8 (0005e8)
34877 car r: 05e9 (0005e9)
                                      34710 car r: 05e9 (0005e9)
34878 car r: 05ea (0005ea)
                                      34711 car r: 05ea (0005ea)
34879 car r: 05eb (0005eb)
                                      34712 car r: 05eb (0005eb)
34880 ram w: xxxx <- ff
                                → ← 34713 car w: 0003 <- ff
34881 car_r: 05ec (0005ec)
                                      34714 car_r: 05ec (0005ec)
34882 ram r: dfdd
                                      34715 ram r: dfdd
34883 ram r: dfde
                                      34716 ram r: dfde
34884 car r: 0099 (000099)
                                     34717 car r: 0099 (000099)
34885 car r: 009a (00009a)
                                      34718 car r: 009a (00009a)
34886 car r: 009b (00009b)
                                      34719 car r: 009b (00009b)
```

In order to test the operation of the z80, and basic functionality of the VDP, custom ROMs were developed. Using the Small Device C Compiler (SDCC) [2] we are able to write programs that exercises various functionality of the system.

We found SDCC extremely easy to setup and get working. The only thing we needed to modify was the stack pointer location in the C Runtime file (crt0.s). The default stack pointer location is set to 0xFFFF but the top most RAM address on the Game Gear is 0xDFFF. Setting up IO is as easy as specifying a special function register at a given IO port. An example showing how to write data to the VDP data port (0xBE) is shown below.

With this library in place it is easy to to perform operations such as setting up the color palette:




Figure: Color Palette




Figure: Complete Screen Render



Figure: All 512 Tiles


## Design Overview

Black Box Diagram





## Design Overview

#### Internal Functional Diagram



## Design Overview





### Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

### Our strategy

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

### Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

### Our strategy

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

### Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

### Our strategy

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

### Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

#### Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- 3. Watch instruction fetches with a logic analyzer and see if they match the emulator

### Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

#### Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

#### Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

#### Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- 3. Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

#### Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- 3. Watch instruction fetches with a logic analyzer and see if they match the emulator

## Demonstration

# Questions?

### References



