Sega Game Gear on a Chip

Max Thrun — Samir Silbak

University of Cincinnati

Fall 2012

Agenda

- Introduction / Problem Description
- The Sega Game Gear
- Prototyping Platform
- Design Strategy & Process
- Component Descriptions
- Testing Strategy / Assessment Metrics
- Issues of Concern

Underlying Goal

Reimplement all the digital components of a legacy computer system in a FPGA

- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
 Reimplementation can be embedded in new designs



- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
 Reimplementation can be embedded in new designs



- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
 Reimplementation can be embedded in new designs



- Maintainability You can no longer buy parts to service legacy computer systems
- Upgradability Reimplementation gives an opportunity to add additional features
- Portability Do not need all the original big clunky hardware.
 Reimplementation can be embedded in new designs



Sega Game Gear




Sega Game Gear


- Released April 1990
- Mobile version of the Sega Master System (functionally identical)
- Standard system architecture for the time (Z80 CPU, tri-state buses, etc...)




Sega Master System PCB



Black Box Diagram



Transparent Box Diagram




FPGA Development Board



Altera DE1

- Cyclone II EP2C20F484C7
- VGA, Audio, SD Card, 4 MB Flash
- Supports a familiar command line development environment
- Extremely good documentation




- Break down system components according to the original system architecture
- Implement each component to match the original functionality described by official and non official documents
- Test each components functionality against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)

- Break down system components according to the original system architecture
- 2. Implement each component to match the original functionality described by official and non official documents
- Test each components functionality against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)

- Break down system components according to the original system architecture
- 2. Implement each component to match the original functionality described by official and non official documents
- Test each components functionality against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)

- Break down system components according to the original system architecture
- Implement each component to match the original functionality described by official and non official documents
- Test each components functionality against the actual hardware (in our case an emulator)
- 4. Tie components together in a way that is better suited toward FPGA technology (*E.g.* avoid tri-state buses)







Each game cartridge made up of at least two components:

- Game data ROM
- Memory Mapper



Each game cartridge made up of at least two components:

- Game data ROM
- Memory Mapper




Each game cartridge made up of at least two components:

- Game data ROM
- Memory Mapper



Each game cartridge made up of at least two components:


- Game data ROM
- Memory Mapper





Each game cartridge made up of at least two components:

- Game data ROM
- Memory Mapper





- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- 3. Store them on the 4MB flash chip on the DE1
 - Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

A few options to store game ROMs:

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project

2. Store them on a SD card

- Extremely portable / convenient
- Complicated interface

- Fairly straightforward
- Extremely non-portable
- Flash chip looks just like original ROM chips

A few options to store game ROMs:

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project

2. Store them on a SD card

- Extremely portable / convenient
- Complicated interface

- Fairly straightforward
- Extremely non-portable
- Flash chip looks just like original ROM chips

A few options to store game ROMs:

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project

2. Store them on a SD card

- Extremely portable / convenient
- Complicated interface

- Fairly straightforward
- Extremely non-portable
- Flash chip looks just like original ROM chips

A few options to store game ROMs:

- Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project

2. Store them on a SD card

- Extremely portable / convenient
- Complicated interface

- Fairly straightforward
- Extremely non-portable
- Flash chip looks just like original ROM chips

A few options to store game ROMs:

- Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project

2. Store them on a SD card

- Extremely portable / convenient
- Complicated interface

- Fairly straightforward
- Extremely non-portable
- Flash chip looks just like original ROM chips

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- 2. Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- 3. Store them on the 4MB flash chip on the DE1
 - Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- Store them on the 4MB flash chip on the DE1
 - Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- Store them on the 4MB flash chip on the DE1
 - Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- 2. Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- 3. Store them on the 4MB flash chip on the DE1
 - Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- 3. Store them on the 4MB flash chip on the DE1
 - · Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

Storing Game ROMs

A few options to store game ROMs:

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- 2. Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- Store them on the 4MB flash chip on the DE1
 - · Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

Storing Game ROMs

A few options to store game ROMs:

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- 2. Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- Store them on the 4MB flash chip on the DE1
 - · Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

Storing Game ROMs

A few options to store game ROMs:

- 1. Hookup the actual cartridge
 - Straight forward
 - Don't have to re-implement the memory mappers
 - Defeats most of the point of the project
- 2. Store them on a SD card
 - Extremely portable / convenient
 - Complicated interface
- 3. Store them on the 4MB flash chip on the DE1
 - · Fairly straightforward
 - Extremely non-portable
 - Flash chip looks just like original ROM chips

Need a tool to load a ROM file into the flash chip from the PC

- 1. Load RS232-to-Flash bridge into the FPGA
- 2. PC waits for FPGA to request a byte
- 3. PC sends the next byte of ROM file
- 4. FPGA writes byte to flash
- 5. Go back to 2

Need a tool to load a ROM file into the flash chip from the PC

- 1. Load RS232-to-Flash bridge into the FPGA
- 2. PC waits for FPGA to request a byte
- 3. PC sends the next byte of ROM file
- 4. FPGA writes byte to flash
- 5. Go back to 2

Need a tool to load a ROM file into the flash chip from the PC

- 1. Load RS232-to-Flash bridge into the FPGA
- 2. PC waits for FPGA to request a byte
- 3. PC sends the next byte of ROM file
- 4. FPGA writes byte to flash
- 5. Go back to 2

Need a tool to load a ROM file into the flash chip from the PC

- 1. Load RS232-to-Flash bridge into the FPGA
- 2. PC waits for FPGA to request a byte
- 3. PC sends the next byte of ROM file
- 4. FPGA writes byte to flash
- 5. Go back to 2

Need a tool to load a ROM file into the flash chip from the PC

- 1. Load RS232-to-Flash bridge into the FPGA
- 2. PC waits for FPGA to request a byte
- 3. PC sends the next byte of ROM file
- 4. FPGA writes byte to flash
- 5. Go back to 2


Need a tool to load a ROM file into the flash chip from the PC

- 1. Load RS232-to-Flash bridge into the FPGA
- 2. PC waits for FPGA to request a byte
- 3. PC sends the next byte of ROM file
- 4. FPGA writes byte to flash
- 5. Go back to 2


Need a tool to load a ROM file into the flash chip from the PC


- 1. Load RS232-to-Flash bridge into the FPGA
- 2. PC waits for FPGA to request a byte
- 3. PC sends the next byte of ROM file
- 4. FPGA writes byte to flash
- 5. Go back to 2

Writing




Reading






- Implementing a Zilog Z80 is totally outside the scope of this project
- Numerous implementations available online for free
- TV80 is an open source, proven, cycle accurate Z80 implementation written in Verilog




http://opencores.org/project,tv80

- Implementing a Zilog Z80 is totally outside the scope of this project
- Numerous implementations available online for free
- TV80 is an open source, proven, cycle accurate Z80 implementation written in Verilog




http://opencores.org/project,tv80

- Implementing a Zilog Z80 is totally outside the scope of this project
- Numerous implementations available online for free
- TV80 is an open source, proven, cycle accurate Z80 implementation written in Verilog



http://opencores.org/project,tv80



- Most modern FPGAs have more internal RAM than legacy systems
- Cyclon II has enough internal block RAM (30KB) to fit both system and video RAM
- Design Strategy: Write code that implies generic block RAM as opposed to device specific primitives to increase portability of codebase


http://danstrother.com/2010/09/11/inferring-rams-in-fpgas/

- Most modern FPGAs have more internal RAM than legacy systems
- Cyclon II has enough internal block RAM (30KB) to fit both system and video RAM
- Design Strategy: Write code that implies generic block RAM as opposed to device specific primitives to increase portability of codebase

http://danstrother.com/2010/09/11/inferring-rams-in-fpgas/

- Most modern FPGAs have more internal RAM than legacy systems
- Cyclon II has enough internal block RAM (30KB) to fit both system and video RAM
- Design Strategy: Write code that implies generic block RAM as opposed to device specific primitives to increase portability of codebase

http://danstrother.com/2010/09/11/inferring-rams-in-fpgas/



- Texas Instruments TMS9918a
- Used in a number of legacy systems but no good HDL implementation exists online
- Meant to drive CRTs so functionality maps perfectly to the VGA interface on the DE1
- Communicates with the Z80 as an IO device

- Texas Instruments TMS9918a
- Used in a number of legacy systems but no good HDL implementation exists online
- Meant to drive CRTs so functionality maps perfectly to the VGA interface on the DE1
- Communicates with the Z80 as an IO device

- Texas Instruments TMS9918a
- Used in a number of legacy systems but no good HDL implementation exists online
- Meant to drive CRTs so functionality maps perfectly to the VGA interface on the DE1
- Communicates with the Z80 as an IO device

- Texas Instruments TMS9918a
- Used in a number of legacy systems but no good HDL implementation exists online
- Meant to drive CRTs so functionality maps perfectly to the VGA interface on the DE1
- Communicates with the Z80 as an IO device

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- 3. Watch instruction fetches with a logic analyzer and see if they match the emulator

Game Gear is hard to test/verify

- Its only output is video (no UART, JTAG, etc..)
- Most documentation is 3rd party

Our strategy:

- 1. Use an emulator to watch memory fetches and get memory dumps
- Initialize our RAMs with these dumps and verify we achieve the same visual output
- 3. Watch instruction fetches with a logic analyzer and see if they match the emulator

Issues of Concern

- Each component is tightly dependant on each other. Need to implement each one correctly for whole system to function.
- If something doesn't work we cannot simply change the design spec.
 We are working against an established spec that cannot be changed.

Questions?