Elettronica dei Sistemi Digitali Lab 02

Switches, Decoders, Numbers and Displays



Gruppo: A11

Pronesti, Massimiliano	S245831
Oropallo, Maria Vittoria	S245999
Nicolicchia, Riccardo	S244728
Miceli, Michelangelo	S245478

2 aprile 2020

Indice

1	Cor	ntrolling a 7-segments display	2
	1.1	Spiegazione teorica	2
	1.2	Procedimento	
	1.3	Risultati	4
	1.4	Appendice	5
2	Mu	ltiplexing the 7-segments display output	7
	2.1	Spiegazione teorica	7
	2.2	Procedimento	
	2.3	Risultati	
	2.4	Appendice	
3	Bin	ary to Decimal converter	14
	3.1	Spiegazione teorica	14
	3.2	Procedimento	
	3.3	Risultati	
	3.4	Appendice	
4	Bin	ary-to-BCD Converter	29
_	4.1	Spiegazione teorica	
	4.2	Procedimento	
	4.3		$\frac{23}{32}$
	4.4	Appendice	33

Controlling a 7-segments display

1.1 Spiegazione teorica

In questo primo esercizio, ci proponiamo di sintetizzare e simulare un decoder capace di pilotare un display a 7 segmenti come quello mostrato in **figura 1.1** al fine di visualizzare delle lettere come in




Figura 1.1: Seven segment decoder



Figura 1.2: Output for the four relevant entries

figura 1.2 secondo la tavola di verità in figura 1.3.


1.2 Procedimento

Poiché non è possibile utilizzare, direttamente, la sintassi del linguaggio VHDL per eseguire una casistica, si è sintetizzata la tavola di verità mostrata in **figura 1.3** manualmente, mediante mappe di Karnaugh.

c_2	c_1	c_0	a	b	c	d	e	f	g
0	0	0	1	0	0	1	0	0	0
0	0	1	0	1	1	0	0	0	0
0	1	0 1 0 1 0 1 0 1	1	1	1	0	0	0	1
0	1	1	0	0	0	0	0	0	1
1	0	0	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1

Figura 1.3: 7-segment truth table

Di seguito sono riportate le K-maps relative alle 7 uscite, laddove si è tenuto conto del fatto che i segmenti si accendono in corrispondenza di uno '0' .






Figura 1.4: Karnaugh maps

Le funzioni booleane risultanti, dopo aver opportunamente usato i teoremi di DeMorgan ove vantaggiosi, sono mostrate in **Code 1.1**, in appendice.

Si noti che si è assunto spento il display per tutte le altre combinazioni.

1.3 Risultati

Di seguito sono riportate gli output prodotti da Wave ed RTL Viewer di Modelsim.




Figura 1.5: RTL viewer exercise no. 1




Figura 1.6: wave exercise no. 1

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity decoder is
5   port (
6   SW : in std_logic_vector(2 downto 0);
7   HEXO : out std_logic_vector(0 to 6)
```

```
8
       );
    end decoder;
9
10
    architecture Behavior of decoder is
11
12
    begin
13
       -- boolean functions from K-map
14
       --light switches on at driven value '0'
       HEXO(0) \le SW(2) or not SW(0);
15
       HEXO(1) \le SW(2) or (SW(0) \times SW(1));
16
       HEXO(2) \le SW(2) or (SW(0) \times SW(1));
17
       HEXO(3) \le SW(2) \text{ or } not(SW(0) \text{ or } SW(1));
18
       HEXO(4) \le SW(2);
19
       HEXO(5) \le SW(2);
20
21
       HEXO(6) \le SW(1) \text{ or } SW(2);
22
23
    end Behavior;
```

Code 1.1: VHDL and synth code exercise no. 1

```
1 library ieee;
   use ieee.std_logic_1164.all;
3
    entity decoder_tb is
4
5
    end decoder_tb;
6
7
    architecture test of decoder_tb is
8
9
      signal sel : std_logic_vector(2 downto 0);
10
      signal output : std_logic_vector(0 to 6);
11
12
      component decoder
13
         port (
            SW : in std_logic_vector(2 downto 0);
14
            HEX0 : out std_logic_vector(0 to 6)
15
16
         );
       end component;
17
18
19
    begin
20
       --assigned values to c2,c1,c0
21
       sel <= "000", "001" after 10 ns, "010" after 20 ns, "011" after 30
           ns, "100" after 40 ns;
22
      DUT : decoder port map(SW => sel, HEX0 => output);
23
    end test;
```

Code 1.2: testbench code exercise no. 1

Multiplexing the 7-segments display output

2.1 Spiegazione teorica

Il secondo esercizio ha previsto l'estensione dei risultati conseguiti nel precedente, introducendo un multiplexer a 5 vie di parallelismo 3 per pilotare il decoder, secondo la tavola mostrata in **figura 2.1**, dove la specifica sequenza di caratteri è solo a titolo d'esempio.

SW_{17}	SW_{16}	SW_{15}	pattern
0	0	0	$H \to L \to O$
0	0	1	ELLOH
0	1	0	LLOHE
0	1	1	LOHEL
1	0	0	ОНЕLL

Figura 2.1: 7-segment truth table

2.2 Procedimento

Si sono opportunamente instanziati 5 sotto-circuiti analoghi a quello fornito nel testo dell'esercitazione dimodoché alle combinazioni dei tre selettori corrispondessero, "circolarmente" quelle desiderate per il display a 7 segmenti, come mostrato in **Code 2.1**. Si noti che il codice sviluppato per gli esercizi 2 e 3 della prima esperienza laboratoriale è stato riutilizzato.

2.3 Risultati




Figura 2.2: RTL view of exercise no. 2




Figura 2.3: wave exercise no. 2

```
1 library ieee;
   use ieee.std_logic_1164.all;
    entity word_disp is
4
      port (
         SW : in std_logic_vector(17 downto 0);
         HEX0 : out std_logic_vector(6 downto 0);
7
         HEX1 : out std_logic_vector(6 downto 0);
         HEX2 : out std_logic_vector(6 downto 0);
         HEX3 : out std_logic_vector(6 downto 0);
9
         HEX4 : out std_logic_vector(6 downto 0)
10
11
      );
12
    end word_disp;
13
    architecture Behavior of word_disp is
14
15
      component char_displayer
16
         port (
            sel, CHO, CH1, CH2, CH3, CH4 : in std_logic_vector (2 downto 0);
17
18
            HEX : out std_logic_vector (6 downto 0)
         );
19
20
      end component;
21
22
      signal sel, CO, C1, C2, C3, C4 : std_logic_vector(2 downto 0);
23
24
   begin
25
      sel <= SW(17 downto 15);</pre>
26
      CO <= SW(14 downto 12); -- first char
27
      C1 <= SW(11 downto 9); -- second char
28
      C2 <= SW (8 downto 6); -- thir chart
      C3 <= SW(5 downto 3); -- fourth char
29
30
      C4 <= SW(2 downto 0); -- fifth char
31
32
      WDO: char_displayer port map(sel, CO, C1, C2, C3, C4, HEX4);
      WD1 : char_displayer port map(sel, C1, C2, C3, C4, C0, HEX3);
33
34
      WD2 : char_displayer port map(sel, C2, C3, C4, C0, C1, HEX2);
      WD3 : char_displayer port map(sel, C3, C4, C0, C1, C2, HEX1);
35
36
      WD4 : char_displayer port map(sel, C4, C0, C1, C2, C3, HEX0);
37
38
    end Behavior;
```

Code 2.1: word_disp.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 entity word_disp_tb is
4 end word_disp_tb;
```

```
architecture test of word_disp_tb is
8
      component word_disp
9
         port (
10
            SW : in std_logic_vector(17 downto 0);
11
            HEX0 : out std_logic_vector(6 downto 0);
12
            HEX1 : out std_logic_vector(6 downto 0);
            HEX2 : out std_logic_vector(6 downto 0);
13
14
            HEX3 : out std_logic_vector(6 downto 0);
            HEX4 : out std_logic_vector(6 downto 0)
15
         );
16
       end component;
17
18
19
       -- port interface
20
      signal SW : std_logic_vector(17 downto 0);
21
      signal H0, H1, H2, H3, H4 : std_logic_vector(6 downto 0);
22
23
       -- word to "rotate"
24
      signal HELLO : std_logic_vector (14 downto 0);
25
26
   begin
      -- simulating HELLO rotation example
27
                 -H--E--L--C-
28
      HELLO <= "000001010010011";</pre>
29
30
31
32
      SW <= "000" & HELLO,
33
         "001" & HELLO after 5 ns,
34
         "010" & HELLO after 10 ns,
35
         "011" & HELLO after 15 ns,
36
         "100" & HELLO after 20 ns;
37
38
         DUT : word_disp
39
         port map(SW, H0, H1, H2, H3, H4);
40
41
   end architecture;
```

Code 2.2: word_disp_tb.vhd

```
library ieee;
use ieee.std_logic_1164.all;

-- displays a letter (H,E,L,O) using a 5:1MUX and
-- a 7-seg display according to char_7seg logic

entity char_displayer is
port (
    sel, CHO, CH1, CH2, CH3, CH4: in std_logic_vector (2 downto 0);
HEX: out std_logic_vector (6 downto 0)
```

```
11
      );
12
    end char_displayer;
13
    architecture Behavior of char_displayer is
14
15
16
       component mux5to1_gen
17
         generic (dw : positive := 1);
         port (
18
            s : in std_logic_vector (2 downto 0);
19
20
            u, v, w, x, y : in std_logic_vector (dw - 1 downto 0);
            m : out std_logic_vector (dw - 1 downto 0)
21
         );
22
23
       end component;
24
25
      component char_7seg
26
         port (
27
            c : in std_logic_vector (2 downto 0);
28
            disp : out std_logic_vector(0 to 6)
         );
29
30
      end component;
31
      signal m : std_logic_vector (2 downto 0);
32
33
34 begin
      MX : mux5to1_gen generic map(3)
35
      port map(sel, CH0, CH1, CH2, CH3, CH4, m);
36
37
38
      H : char_7seg port map(m, HEX);
    end architecture;
```

Code 2.3: char_disp.vhd

```
1 library ieee;
   use ieee.std_logic_1164.all;
    entity char_displayer_tb is
    end char_displayer_tb;
    architecture test of char_displayer_tb is
7
      component char_displayer is
8
         port (
9
            sel, CHO, CH1, CH2, CH3, CH4 : in std_logic_vector (2 downto 0);
10
            HEX : out std_logic_vector (6 downto 0)
11
         );
12
       end component;
13
14
       signal sel, CHO, CH1, CH2, CH3, CH4 : std_logic_vector(2 downto 0);
       signal l_out : std_logic_vector(0 to 6);
15
16
17
   begin
```

```
18
      --example input
      CHO <= "000"; -- H
19
20
      CH1 <= "011"; -- 0
21
      CH2 <= "010"; -- L
      CH3 <= "001"; -- E
22
23
      CH4 <= "111"; -- void
24
25
       -- test cases
      sel <= "000", "001" after 10 ns, "010" after 20 ns, "011" after 30
26
          ns, "100" after 40 ns;
27
28
       -- design under test
      DUT : char_displayer port map(sel, CH0, CH1, CH2, CH3, CH4, l_out);
29
    end architecture;
```

Code 2.4: char_disp_tb.vhd

```
1 library ieee;
    use ieee.std_logic_1164.all;
3
    entity char_7seg is
4
       port (
5
           c : in std_logic_vector (2 downto 0);
 6
 7
           disp : out std_logic_vector(0 to 6)
8
       );
9
    end char_7seg;
10
    architecture Behavior of char_7seg is
11
    begin
12
       -- boolean functions resulting from
13
       -- Kmaps synth
14
       disp(0) \le c(2) \text{ or not } c(0);
       disp(1) \le c(2) \text{ or } (c(0) \text{ xor } c(1));
15
       disp(2) \le c(2) \text{ or } (c(0) \text{ xor } c(1));
16
17
       disp(3) \le c(2) \text{ or } not(c(0) \text{ or } c(1));
       disp(4) \le c(2);
18
       disp(5) \le c(2);
19
       disp(6) \le c(1) \text{ or } c(2);
20
    end Behavior;
```

Code 2.5: char_7seg.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity mux5to1_gen is
5 generic (dw : positive := 1);
6 port (
7 s : in std_logic_vector (2 downto 0);
8 u, v, w, x, y : in std_logic_vector (dw - 1 downto 0);
```

```
9
         m : out std_logic_vector (dw - 1 downto 0)
      );
10
    end mux5to1_gen;
11
12
13 architecture mux_structure of mux5to1_gen is
14
      signal m_uv,m_wx,m_uv_wx : std_logic_vector(dw - 1 downto 0);
15
16
   begin
17
    -- using four 2to1 mux
18 MUX1 : entity work.mux2to1_gen
          generic map(dw)
19
          port map (u, v, s(0), m_uv);
20
21
22
    MUX2 : entity work.mux2to1_gen
          generic map(dw)
23
          port map (w, x, s(0), m_wx);
24
25
26 MUX3 : entity work.mux2to1_gen
27
          generic map(dw)
28
          port map (m_uv, m_wx, s(1), m_uv_wx);
29
30 MUX4 : entity work.mux2to1_gen
31
          generic map(dw)
32
          port map (m_uv_wx, y, s(2), m);
    end mux_structure;
33
```

Code 2.6: mux5to1_gen.vhd

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
3
   entity mux2to1_gen is
4
    generic ( dw : positive := 1 ); -- data width
    port (
 7
          x,y : in std_logic_vector ( dw - 1 downto 0 );
8
          s : in std_logic;
9
          m : out std_logic_vector ( dw -1 downto 0 )
10
11
    end mux2to1_gen;
12
13
14
    architecture logic of mux2to1_gen is
    signal s_vector : std_logic_vector ( dw -1 downto 0 );
15
16
17
   begin
        s_vector <= ( others => s );
18
19
        m <= (NOT (s_vector) AND x) OR (s_vector AND y);</pre>
   end architecture;
```

Code 2.7: mux2to1_gen.vhd

Binary to Decimal converter

3.1 Spiegazione teorica




Figura 3.1: Partial block scheme of the system that implements the binary-to-decimal conversion circuit

Si vuole realizzare un circuito in grado di convertire un numero unsigned binario espresso su 4 bit nella sua rappresentazione decimale, servendosi di un circuito analogo a quello mostrato in **figura 3.1**.

3.2 Procedimento

Si descrivono separatamente i blocchetti:

- il comparatore si occupa di verificare che il numero sia maggiore di 9;
- il circuito A permette di scalare i bit di ingresso di 2 unità eseguendo la logica descritta dalla tavola di verità mostrata in figura 3.2;
- il circuito B visualizza sul primo display a 7 segmenti uno '0' od un '1' seconda la tavola di verità mostrata in figura 3.3;
- il decoder si occupa di tradurre un ingresso binario su 4 bit in un numero decimale rappresentabile su una cifra, secondo la tavola di verità mostrata in **figura 3.4**.

v_2	v_1	v_0	u_2	u_1	u_0
0	0	0	-	-	-
0	0	1	_	-	-
0	1	0	0	0	0
0	1	1	0	0	1
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1


Figura 3.2: truth table circuit A

Figura 3.3: truth table circuit B

m_3	m_2	m_1	m_0	$\mid a \mid$	b	c	d	e	f	g
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0

Figura 3.4: truth table decoder

Di quest'ultima, analogamente a quanto fatto nell'esercizio 1, procediamo ad una sintesi manuale tramite K-maps (figura 3.5).







Figura 3.5: Karnaugh maps

3.3 Risultati






Figura 3.6: RTL exercise no. 3

Si noti che le keywords "when" e "select" sono state utilizzate unicamente nei testbenches ed unicamente per fissare dei valori di riferimento (attesi) per rendere agevole il confronto con l'effettivo comportamento del circuito, ma non ai fini dell'implementazione degli stessi.

```
1 library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
5
    entity bin2dec_converter is
6
7
     port (
         SW : in UNSIGNED (3 downto 0);
8
         HEXO : out STD_LOGIC_VECTOR (0 to 6);
9
         HEX1 : out STD_LOGIC_VECTOR (0 to 6)
10
11
12
   end bin2dec_converter;
```

```
14
    architecture behaviour of bin2dec_converter is
15
16
17
      -- signals between blocks
18
      signal z_temp : std_logic;
19
      signal m_temp : std_logic_vector (3 downto 0);
20
21
      component converter
22
         port (
23
               v : in unsigned(3 downto 0);
24
               m : out std_logic_vector (3 downto 0);
25
               z : out std_logic
         );
26
27
      end component;
28
29
     component circuit_B
30
       port (
31
             z : in std_logic;
32
             HEX1 : out std_logic_vector(0 to 6)
33
        );
34
     end component;
35
36
      component bin2dec_decoder
37
       port (
            m : in std_logic_vector (3 downto 0);
38
            HEXO : out std_logic_vector (0 to 6)
39
40
      );
41
      end component;
42
43
    begin
44
45
46
      CONV: converter port map(SW, m_temp, z_temp);
47
48
      CIRC_B: circuit_B port map(z_temp, HEX1);
49
50
     DEC: bin2dec_decoder port map(m_temp, HEXO);
51
52
    end architecture;
```

Code 3.1: bin2dec_converter.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity bin2dec_converter_tb is
end bin2dec_converter_tb;
```

```
8
    architecture behaviour of bin2dec_converter_tb is
9
10
      signal input_number : unsigned (3 downto 0);
11
12
      signal HEXAO : std_logic_vector (0 to 6);
13
      signal HEXA1 : std_logic_vector(0 to 6);
14
      signal HEXAO_dut : integer;
      signal HEXA1_dut : integer;
15
16
      signal out_ref : integer;
17
18
      component bin2_converter
19
        port (
             SW : in unsigned (3 downto 0);
20
21
             HEXO : out std_logic_vector (0 to 6);
             HEX1 : out std_logic_vector (0 to 6));
22
23
      end component;
24
25
    begin
26
27
      process
28
      begin
29
30
           input_number <= "0000";</pre>
31
           wait for 20 ns;
           input_number <= "0001";</pre>
32
           wait for 20 ns;
33
34
           input_number <= "0010";</pre>
35
           wait for 20 ns;
36
           input_number <= "0011";</pre>
37
           wait for 20 ns;
           input_number <= "0100";</pre>
38
39
           wait for 20 ns;
40
           input_number <= "0101";</pre>
41
           wait for 20 ns;
42
           input_number <= "0110";</pre>
           wait for 20 ns;
43
           input_number <= "0111";</pre>
44
           wait for 20 ns;
45
46
           input_number <= "1000";</pre>
47
           wait for 20 ns;
48
           input_number <= "1001";</pre>
           wait for 20 ns;
49
50
           input_number <= "1010";</pre>
51
           wait for 20 ns;
52
           input_number <= "1011";</pre>
53
           wait for 20 ns;
54
           input_number <= "1100";</pre>
           wait for 20 ns;
55
           input_number <= "1101";</pre>
56
57
           wait for 20 ns;
```

```
58
           input_number <= "1110";</pre>
59
           wait for 20 ns;
60
           input_number <= "1111";</pre>
61
           wait for 20 ns;
62
      end process;
63
64
        CONV: bin2dec_converter port map (input_number, HEXAO, HEXA1);
65
        with HEXAO select
66
67
         HEXAO_dut <=</pre>
          0 when "0000001",
68
          1 when "1001111",
69
          2 when "0010010",
70
71
          3 when "0000110",
72
          4 when "1001100",
73
          5 when "0100100",
74
          6 when "0100000",
75
          7 when "0001111",
76
          8 when "0000000",
77
          9 when "0000100",
          10 when others;
78
79
        with HEXA1 select
80
         HEXA1_dut <=</pre>
81
          0 when "0000001",
82
          1 when "1001111",
83
84
          2 when "0010010",
          3 when "0000110",
85
86
          4 when "1001100",
87
          5 when "0100100",
          6 when "0100000",
88
89
          7 when "0001111",
90
          8 when "0000000",
91
          9 when "0000100",
92
          10 when others;
93
        out_ref <= to_integer(input_number);</pre>
94
95
96
    end architecture;
```

Code 3.2: bin2dec_converter_tb.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity bin2dec_decoder is
port (
    m : in std_logic_vector (3 downto 0);
```

```
HEXO : out std_logic_vector (0 to 6 )
 8
 9
    );
10
    end bin2dec_decoder;
11
12 architecture k_map of bin2dec_decoder is
13
    begin
14
       -- boolean functions resulting from
15
16
        -- Kmpas synth
17
       HEXO(0) \le (\text{not } m(3) \text{ and not } m(2) \text{ and not } m(1) \text{ and } m(0)) \text{ or } (m(2) \text{ and } m(3))
             not m(1) and not m(0));
       HEXO(1) \le m(2) \text{ and } (m(1) \text{ xor } m(0));
18
       HEXO(2) \le not m(0) and m(1) and not m(2);
19
20
       HEXO(3) \le (\text{not } m(3) \text{ and not } m(2) \text{ and not } m(1) \text{ and } m(0)) \text{ or } (m(2) \text{ and } m(3))
             not m(1) and not m(0)) or (m(2) and m(1) and m(0));
21
22
       HEXO(4) \le m(0) \text{ or } (m(2) \text{ and not } m(1));
23
       HEXO(5) \le (not m(3) and not m(2) and m(0)) or (not m(2) and m(1)) or
             (m(1) \text{ and } m(0));
24
       HEXO(6) \le (\text{not } m(2) \text{ and not } m(3) \text{ and not } m(1)) \text{ or } (m(0) \text{ and } m(1) \text{ and } m(1))
             m(2));
25
26
     end architecture;
```

Code 3.3: bin2dec_decoder.vhd

```
1 library ieee;
2
   use ieee.std_logic_1164.all;
3
   use ieee.numeric_std.all;
    entity bin2dec_decoder_tb is
    end bin2dec_decoder_tb;
6
   architecture struct of bin2dec_decoder_tb is
8
9
     signal input_number : std_logic_vector (3 downto 0);
10
     signal HEXAO_dut : std_logic_vector (0 to 6 );
11
12
13
     component bin2dec_decoder
14
       port (
15
            m : in std_logic_vector (3 downto 0);
16
            HEX0 : out std_logic_vector (0 to 6));
17
      end component;
18
19
    begin
20
      input_number <= "0000", "0001" after 5 ns, "0010" after 10 ns, "0011"
          after 15 ns, "0100" after 20 ns, "0101" after 25 ns, "0110" after
          30 ns,"0111" after 35 ns, "1000" after 40 ns, "1001" after 45 ns;
21
```

```
DEC_DECODER: bin2dec_decoder port map (input_number,HEXAO_dut);
23
24 end architecture;
```

Code 3.4: bin2dec_decoder_tb.vhd

```
1 library ieee;
    use ieee.std_logic_1164.all;
3
    use ieee.numeric_std.all;
    entity converter is
5
      port (
6
         v : in unsigned(3 downto 0);
 7
         m : out std_logic_vector(3 downto 0);
 8
         z : buffer std_logic
9
      );
10
    end converter;
11
12
    architecture struct of converter is
13
       component comparator
14
15
         port (
16
            v : in unsigned(3 downto 0);
            z : out std_logic
17
         );
18
19
       end component;
20
21
       component circuit_A
22
         port (
23
            v : in unsigned(2 downto 0);
            u : out unsigned(2 downto 0)
24
         );
25
26
       end component;
27
       component mux2to1_gen
28
         generic (dw : positive := 1);
29
30
         port (
31
            x, y : in std_logic_vector (dw - 1 downto 0);
32
            s : in std_logic;
33
            m : out std_logic_vector (dw - 1 downto 0)
34
         );
35
       end component;
36
       signal u : unsigned (2 downto 0);
37
38
39
    begin
40
       COMP : comparator port map(v, z);
41
      CIRC_A : circuit_Aport map(v(2 downto 0), u);
42
43
```

```
44
      MUX0 : mux2to1_gen
      port map(std_logic_vector(v(0 downto 0)), std_logic_vector(u(0 downto
45
          0)), z, m(0 downto 0));
46
47 MUX1 : mux2to1_gen
48
   port map(std_logic_vector(v(1 downto 1)), std_logic_vector(u(1 downto
        1)), z, m(1 downto 1));
49
50
   MUX2 : mux2to1_gen
   port map(std_logic_vector(v(2 downto 2)), std_logic_vector(u(2 downto
51
        2)), z, m(2 downto 2));
52
53 MUX3 : mux2to1_gen
54
   port map(std_logic_vector(v(3 downto 3)), "0", z, m(3 downto 3));
55
56
   end architecture;
```

Code 3.5: converter.vhd

```
1 library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
5
    entity converter_tb is
6
7
    end converter_tb;
8
9
   architecture struct of converter_tb is
10
11
     signal input_number : unsigned (3 downto 0);
12
     signal z_dut : std_logic;
13
     signal m_dut : std_logic_vector (3 downto 0);
14
15
     component converter
16
       port (
            v : in unsigned(3 downto 0);
17
18
            m : out std_logic_vector(3 downto 0);
19
            z : out std_logic
20
        );
21
     end component;
22
23
   begin
24
25
         input_number <= "0000",</pre>
26
         "0001"after 20 ns,
         "0010" after 40 ns,
27
         "0011" after 60 ns,
28
         "0100" after 80 ns,
29
         "0101" after 100 ns,
30
```

```
31
         "0110" after 120 ns,
32
         "0111" after 140 ns,
33
         "1000" after 160 ns,
         "1001" after 180 ns,
34
35
         "1010" after 200 ns,
36
         "1011" after 220 ns,
37
         "1100" after 240 ns,
38
         "1101" after 260 ns,
         "1110" after 280 ns,
39
         "1111" after 300 ns;
40
41
      CONV: converter port map( input_number, m_dut, z_dut);
42
43
44
    end architecture;
```

Code 3.6: converter_tb.vhd

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
 4
 5
 6
    entity comparator is
 7
       port (
 8
            v : in unsigned(3 downto 0);
 9
           z : out std_logic
10
           );
11
    end comparator;
12
    architecture struct of comparator is
13
14
15 begin
      --z lit when v > 9
16
17
      z \le v(3) \text{ and } (v(2) \text{ or } v(1));
18
19
    end struct;
```

Code 3.7: comparator.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity comparator_tb is
end comparator_tb;

architecture struct of comparator_tb is

results
```

```
11
      signal input_number : unsigned (3 downto 0);
      signal z_dut : std_logic;
12
13
      component comparator
14
15
        port( v : in unsigned(3 downto 0);
16
             z : out std_logic
17
       );
      end component;
18
19
20
    begin
21
      input_number <= "0101", "0111" after 5 ns, "1111" after 10 ns, "1001"</pre>
22
          after 15 ns, "1010" after 20 ns;
23
      COMP: comparator port map (input_number, z_dut);
24
25
    end struct;
```

Code 3.8: comparator_tb.vhd

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
 5
 6
    entity circuit_A is
 7
      PORT (
          v : in unsigned(2 downto 0);
 8
 9
          u : out unsigned(2 downto 0)
10
           );
    end circuit_A;
11
12
13
    architecture k_map of circuit_A is
14
15
    begin
16
      -- decreasing input bits by 2
17
      -- working on first 3 bits
18
19
      u(0) \le v(0);
20
      u(1) <= not v(1);
21
      u(2) \le v(2) \text{ and } v(1);
22
23
    end architecture;
```

Code 3.9: circuitA.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
4
```

```
5
6
    entity circuit_A_tb is
7
    end circuit_A_tb;
8
9
    architecture struct of circuit_A_tb is
10
     signal input_number : unsigned (2 downto 0);
11
12
      signal u_dut : unsigned (2 downto 0);
13
      component circuit_A
14
        PORT (
15
              v : IN unsigned(2 downto 0);
16
              u : OUT unsigned(2 downto 0)
17
18
        );
19
       end component;
20
21 begin
22
        input_number <= "010",</pre>
23
24
        "011"after 20 ns,
25
        "100"after 40 ns,
        "101"after 60 ns,
26
27
        "110"after 80 ns,
        "111"after 100 ns;
28
29
     CIRC_A: circuit_A port map( input_number, u_dut );
30
    end architecture;
```

Code 3.10: circuitA_tb.vhd

```
1 library ieee;
   use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
4
5
6
    entity circuit_B is
7
     port (
8
          z : in std_logic;
9
          HEX1 : out std_logic_vector(0 to 6)
10
          );
11
   end circuit_B;
12
13
14
   architecture k_map of circuit_B is
15
16
   begin
     -- displays 1 when input > 9,
17
     -- 0 otherwise
18
```

```
19
      HEX1(0) \le z;
20
      HEX1(1) <= '0';</pre>
21
      HEX1(2) <= '0';</pre>
22
      \text{HEX1(3)} \leftarrow z;
23
      HEX1(4) \le z;
24
    HEX1(5) \le z;
25
    HEX1(6) <= '1';
26
27 end architecture;
```

Code 3.11: circuitB.vhd

```
1 ibrary ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity circuit_B_tb is
    end circuit_B_tb;
8
9
   architecture behaviour of circuit_B_tb is
10
     signal sel : std_logic;
11
12
     signal out_ref : std_logic_vector(0 TO 6);
13
14
     component circuit_B
15
       port (
16
           z : in std_logic;
17
           HEX1 : out std_logic_vector(0 TO 6));
18
     end component;
19
20 begin
     sel <= '0', '1' after 5 ns;
21
22
     CIRC_B: circuit_B port map(sel, out_ref);
23
24
   end architecture;
```

Code 3.12: circuitB_tb.vhd

Binary-to-BCD Converter

4.1 Spiegazione teorica

La quarta parte dell'esercitazione ha previsto l'implementazione di un circuito combinatorio che converte un numero binario espresso su 6 bit nel corrispondente numero decimale su 2 cifre in BCD. Si è fatto uso dell'algoritmo di Double Dabble. In particolare, sono state utilizzate delle LUT che implementano lo shift dei bit e l'aggiunta del numero 0011 (qualora il numero in ingresso sia maggiore di 4).

4.2 Procedimento

Si rappresentano i 6 bit di ingresso su 7 bit tramite zero adding, sicchè i primi 4 bit più significativi vengono mandati in ingresso alla prima LUT ed il bit più significativo nel vettore di uscita è settato di default a '0' (perché il numero più grande che possiamo ottenere è 63, quindi il primo numero sul display è al massimo 6, i.e. 0110 su 4 bit). I restanti 3 bit in uscita dalla LUT fungono da ingressi della LUT successiva insieme al bit successivo del numero binario. Similmente per la terza LUT l'LSB in ingresso va direttamente in uscita, secondo la 4.2. Uno schema a blocchi è mostrato in figura 4.1.




Figura 4.1: Block scheme of circuit

x_3	x_2	x_1	x_0	3	2	1	0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	1	1	0	1
1	0	1	1	1	1	1	0
1	1	0	0	1	1	1	1
1	1	0	1	-	-	-	-
1	1	1	0	-	-	-	-
1	1	1	1	-	-	-	-

Figura 4.2: truth table

In figura 4.3 è mostrata la sintesi manuale della 4.2 tramite mappe di Karnaugh. Le funzioni booleane risultati sono mostrate in appendice.





Figura 4.3: Karnaugh maps

4.3 Risultati



Figura 4.4: Waves exercise no.






Figura 4.5: RTL views exercise no. 4

```
library ieee;
1
 2
    use ieee.std_logic_1164.all;
3
    entity bin6bcd is
4
5
      port (
         b : in std_logic_vector (5 downto 0);
6
         d1 : out std_logic_vector(0 to 6);
         d0 : out std_logic_vector(0 to 6)
9
      );
10
    end bin6bcd;
11
    architecture behavior of bin6bcd is
12
13
14
       component LUT
         port (
15
16
            x3, x2, x1, x0 : in std_logic;
            u : out std_logic_vector (3 downto 0)
17
         );
18
       end component;
19
20
21
       component bin2dec_decoder is
22
         port (
23
            m : in std_logic_vector (3 downto 0);
            HEXO : out std_logic_vector (0 to 6)
24
         );
25
       end component;
26
27
28
       signal m1 : std_logic_vector(3 downto 0);
       signal m2 : std_logic_vector(3 downto 0);
29
30
       signal m3 : std_logic_vector(3 downto 0);
```

```
31
       signal p : std_logic_vector (7 downto 0);
32
33 begin
       p(7) <= '0';
34
35
       p(0) \le b(0);
36
37
       L1 : LUT port map('0', b(5), b(4), b(3), m1);
38
       p(6) \le m1(3);
39
       L2 : LUT port map(m1(2), m1(1), m1(0), b(2), m2);
40
       p(5) \le m2(3);
41
42
       L3 : LUT port map(m2(2), m2(1), m2(0), b(1), m3);
43
44
       p(4 \text{ downto } 1) \le m3(3 \text{ downto } 0);
45
   DISPLAY1 : bin2dec_decoder port map(p(7 downto 4), d1);
46
    DISPLAY0 : bin2dec_decoder port map(p(3 downto 0), d0);
47
48
49
    end behavior;
```

Code 4.1: bin6bcd.vhd

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
3
4
5
   entity bin6bcd_tb is
6
    end bin6bcd_tb;
   architecture test of bin6bcd_tb is
10
      signal input_bin : std_logic_vector (5 downto 0);
11
      --bits driving segments (HEX1/HEX0)
12
      signal d1_dut, d0_dut : std_logic_vector(0 to 6);
13
14
15
       --expexted display values (decimals/units)
      signal out1, out0 : integer;
16
17
18
      component bin6bcd
19
         port (
20
            b : in std_logic_vector (5 downto 0);
21
            d1 : out std_logic_vector(0 to 6);
22
            d0 : out std_logic_vector(0 to 6)
23
         );
24
      end component;
25
   begin
26
       -- test cases
27
       input_bin <= "000000",
```

```
"000110" after 5 ns,
28
29
          "000111" after 10 ns,
30
          "001010" after 15 ns,
31
          "001011" after 20 ns,
32
          "001111" after 25 ns,
33
          "010010" after 30 ns,
34
          "010100" after 35 ns,
35
          "011000" after 40 ns,
          "011011" after 45 ns,
36
          "100001" after 50 ns,
37
          "100101" after 55 ns,
38
          "101100" after 60 ns,
39
          "110000" after 65 ns,
40
          "110010" after 70 ns,
41
          "110011" after 75 ns,
42
43
          "111000" after 80 ns,
          "111111" after 85 ns;
44
45
46
          DUT : bin6bcd
47
          port map(input_bin, d1_dut, d0_dut);
48
       --expected decimal value on diplay d1
49
50
       with d1_dut select
       out1 <= 0 when "0000001",
51
              1 when "1001111",
52
              2 when "0010010",
53
54
              3 when "0000110",
              4 when "1001100",
55
56
              5 when "0100100",
57
              6 when "0100000",
              10 when others;
58
59
60
       --expected decimal value on diplay d0
       with d0_dut select
61
62
       out0 <= 0 when "0000001",
              1 when "1001111",
63
              2 when "0010010",
64
              3 when "0000110",
65
              4 when "1001100",
66
              5 when "0100100",
67
              6 when "0100000",
68
              7 when "0001111",
69
70
              8 when "0000000",
71
              9 when "0000100",
              10 when others;
72
73
    end test;
```

Code 4.2: bin6bcd_tb.vhd

```
1 library ieee;
          2
                                          use ieee.std_logic_1164.all;
        3
                                           entity LUT is
        4
        5
                                                                      port (
          6
                                                                                                                  x3, x2, x1, x0 : in std_logic;
                                                                                                                u: out std_logic_vector (3 downto 0)
                                                                                );
                                          end LUT;
        9
10
                                          architecture behavior of LUT is
11
12
13 begin
                                          -- boolean functions from manual synth
15 u(3) \le x3 \text{ or } (x2 \text{ and } x0) \text{ or } (x2 \text{ and } x1);
16 u(2) \le (x3 \text{ and } x0) \text{ or } (x3 \text{ and } x1) \text{ or } (x2 \text{ and not } x1 \text{ and not } x0);
                                        u(1) \leftarrow (x1 \text{ and } x0) \text{ or ( not } x3 \text{ and not } x2 \text{ and } x1) \text{ or (} x3 \text{ and not } x1 \text{ and } x3 \text{
                                                                                         not x0);
18
                                          u(0) \leftarrow (x3 \text{ and not } x0) \text{ or (not } x3 \text{ and not } x2 \text{ and } x0) \text{ or (}x2 \text{ and } x1 \text{ and } x1 \text{ and } x2 \text{ and } x3 \text{ a
                                                                                         not x0);
19
20
                                        end behavior;
```

Code 4.3: LUT.vhd

```
1
   library ieee;
 2
    use ieee.std_logic_1164.all;
 3
    entity LUT_tb is
4
    end LUT_tb;
 5
6
7
    architecture test of LUT_tb is
       signal b_dut : std_logic_vector(3 downto 0);
10
       signal out_dut : std_logic_vector(3 downto 0);
11
       component LUT is
12
         port (
13
            x : in std_logic_vector(3 downto 0);
14
            u : out std_logic_vector (3 downto 0)
15
16
       end component;
17
18
    begin
       b_dut <= "0000", "0010" after 10 ns, "0100" after 20 ns, "0101" after
19
           30 ns, "1000" after 40 ns, "1100" after 50 ns;
       DUT : LUT port map(x => b_dut, u => out_dut);
20
21
22
    end test;
```

Code 4.4: LUT_tb.vhd