

#### Part 1

## Decoder\_Structural



## Decoder\_behavioral



# Part 2

# Design Source: Mux\_structural

```
`timescale 1ns / 1ps
module Mux_structural(
  input s0,
  input s1,
  input i0,
  input i1,
  input i2,
  input i3,
  output d
  );
  wire s0_not, s1_not;
  not n0 (s0_not, s0);
  not n1 (s1_not, s1);
  and g0 (d, s1_not, s0_not);
  and g1 (d, s1_not, s0);
  and g2 (d, s1, s0_not);
  and g3 (d, s1, s0);
```

endmodule

# Testbench: tb\_Mux\_Structural

```
`timescale 1ns / 1ps
module tb_Mux_Structural;
  reg i0;
  reg i1;
  reg i2;
  reg i3;
  reg s1;
  reg s0;
  wire d;
  Mux_behavioral uut (
  .i0(i0),
  .i1(i1),
  .i2(i2),
  .i3(i3),
  .s1(s1),
  .s0(s0),
  .d(d)
  );
  initial begin
    i0 = 0;
    i1 = 0;
```

```
i2 = 0;
    i3 = 0;
    s1 = 0;
    s0 = 0;
    #50;
/* i0 = 0;
    i1 = 0;
    i2 = 0;
    i3 = 0;
    s1 = 0;
    s0 = 0;
    $display ("TC01");
    if (d != 1'b0) $display ("Result is wrong");
    #50;
    i0 = 0;
    i1 = 0;
    i2 = 0;
    i3 = 0;
    s1 = 0;
    s0 = 1;
    $display ("TC02");
    if (d != 1'b0 ) $display ("Result is wrong");
    #50;
```

```
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
s1 = 1;
s0 = 0;
$display ("TC03");
if (d != 1'b0) $display ("Result is wrong");
#50;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
s1 = 1;
s0 = 1;
$display ("TC04");
if (d != 1'b0) $display ("Result is wrong");
#50;
i0 = 1;
i1 = 0;
i2 = 0;
i3 = 0;
s1 = 0;
s0 = 0;
$display ("TC01");
if (d != 1'b1) $display ("Result is wrong");
#50;
```

\*/


```
i0 = 0;
i1 = 1;
i2 = 0;
i3 = 0;
s1 = 0;
s0 = 1;
$display ("TC02");
if (d != 1'b1 ) $display ("Result is wrong");
#50;
i0 = 0;
i1 = 0;
i2 = 1;
i3 = 0;
s1 = 1;
s0 = 0;
$display ("TC03");
if (d != 1'b1) $display ("Result is wrong");
#50;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 1;
s1 = 1;
s0 = 1;
```

```
$display ("TC04");

if (d != 1'b1) $display ("Result is wrong");
```

end

#### endmodule



### Design Source: Mux\_Behavioral

`timescale 1ns / 1ps

module Mux\_behavioral(

input i0,

input i1,

input i2,

input i3,

input s1,

input s0,

output reg d


```
);
  always @(i0,i1,i2,i3,s1,s0)
  begin
  d = 1'b0;
  case ({i0,i1,i2,i3,s1,s0})
    6'b100000 : d = 1'b1;
    6'b010001 : d = 1'b1;
    6'b001010 : d = 1'b1;
    6'b000111 : d = 1'b1;
    default: begin
          d = 1'b0;
          end
  endcase
  end
endmodule
Testbench: tb Mux behavioral
`timescale 1ns / 1ps
module tb_Mux_behavioral;
  reg i0;
  reg i1;
  reg i2;
  reg i3;
  reg s1;
```

```
reg s0;
  wire d;
  Mux_behavioral uut (
  .i0(i0),
  .i1(i1),
  .i2(i2),
  .i3(i3),
  .s1(s1),
  .s0(s0),
  .d(d)
  );
  initial begin
    i0 = 0;
    i1 = 0;
    i2 = 0;
    i3 = 0;
    s1 = 0;
    s0 = 0;
    #50;
/*
    i0 = 0;
    i1 = 0;
    i2 = 0;
```

```
i3 = 0;
s1 = 0;
s0 = 0;
$display ("TC01");
if (d != 1'b0) $display ("Result is wrong");
#50;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
s1 = 0;
s0 = 1;
$display ("TC02");
if (d != 1'b0) $display ("Result is wrong");
#50;
i0 = 0;
i1 = 0;
i2 = 0;
i3 = 0;
s1 = 1;
s0 = 0;
$display ("TC03");
if (d != 1'b0) $display ("Result is wrong");
#50;
i0 = 0;
```

```
i1 = 0;
    i2 = 0;
    i3 = 0;
    s1 = 1;
    s0 = 1;
    $display ("TC04");
    if (d != 1'b0) $display ("Result is wrong");
    #50;
*/
    i0 = 1;
    i1 = 0;
    i2 = 0;
    i3 = 0;
    s1 = 0;
    s0 = 0;
    $display ("TC01");
    if (d != 1'b1) $display ("Result is wrong");
    #50;
    i0 = 0;
    i1 = 1;
    i2 = 0;
    i3 = 0;
    s1 = 0;
    s0 = 1;
    $display ("TC02");
    if (d != 1'b1 ) $display ("Result is wrong");
    #50;
```

```
i0 = 0;
    i1 = 0;
    i2 = 1;
    i3 = 0;
    s1 = 1;
    s0 = 0;
    $display ("TC03");
    if (d != 1'b1) $display ("Result is wrong");
    #50;
    i0 = 0;
    i1 = 0;
    i2 = 0;
    i3 = 1;
    s1 = 1;
    s0 = 1;
    $display ("TC04");
    if (d != 1'b1) $display ("Result is wrong");
    end
endmodule
```



io - MUX 4x1 i2 - d si So

Alychicic Ermissian

Cl = S, Solot S, Solit S, Solit S, Solit S, Solit

