PART 2

```
## Switches
set_property PACKAGE_PIN V17 [get_ports {c}]
       set_property IOSTANDARD LVCMOS33 [get_ports {c}]
set_property PACKAGE_PIN V16 [get_ports {b}]
       set_property IOSTANDARD LVCMOS33 [get_ports {b}]
set_property PACKAGE_PIN W16 [get_ports {a}]
       set_property IOSTANDARD LVCMOS33 [get_ports {a}]
set_property PACKAGE_PIN W13 [get_ports {e}]
       set_property IOSTANDARD LVCMOS33 [get_ports {e}]
## LEDs
set_property PACKAGE_PIN U16 [get_ports {d0}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d0}]
set_property PACKAGE_PIN E19 [get_ports {d1}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d1}]
set_property PACKAGE_PIN U19 [get_ports {d2}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d2}]
set_property PACKAGE_PIN V19 [get_ports {d3}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d3}]
set_property PACKAGE_PIN W18 [get_ports {d4}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d4}]
set_property PACKAGE_PIN U15 [get_ports {d5}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d5}]
set_property PACKAGE_PIN U14 [get_ports {d6}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d6}]
set_property PACKAGE_PIN V14 [get_ports {d7}]
       set_property IOSTANDARD LVCMOS33 [get_ports {d7}]
```

	*									
1	Inputs(SW[3:0])	Display (an [o]	la	16	C	d	le	41	Cj	
-	0000	0	0	0	0	0	0	0	1	
_	0001		1	0	0	1	l		1	
-	0010	2	O	0	1.	0	0	١	0	
	0011	3	0	0	0	0	1	1	0	
	0 100	4	1	0	0	-	_ (,	(C)	C	
7	0101	S	0	1	0	O.	OR OTHER	0	0	57.54
-	0110	G	0	} .	0	0	0	0	0	
	0111	7	0	Ü	0	1	1		1	
₹.	1000	8	U	0	0	0	0	0	0	
ν.	1001	9	0	0	0	0.	1	()	0	
	1010	A	0	0	0	1	0	0	0	-
	1011	6	1		0	0	0	0	0	
	1100	C	0	1	0	0	0	0	1	-
		1	1	0	0	0	0	3	3	4
	1101	d	-	7)	0	0	0	0	
	1110	E	0	9		1	0	0	0	
	1111	F	0	4		A COLORIS OF THE PERSONS	l,	Aport ves	Potenziasam-stal, fran	ccode
	And the second s	•								

Cak x	W	011	111	10	
10	00	1	0	0	
Ò	ili	0	0	0	
10	10	1	0	0	
1	oto	0	1	0	

a=z'yx'w+z'yx'w+zyx'w+zyxw

(B) = XV	001	011	11	10
300	0	0	0	0
OI	0		0	
TI	D	0	19	(W)
10	0	0	U	0
h = 3	ZVWI	ートフ	YW:	L UNWILL

b=ZYWI+ZXW+YXWI+ZYXW

Zy	XWco)	01	11	10 (C)
00	0	O	0	
01	0	0	0	0
11	i	0		
10	0	0	0	0

C=Zyx+Zyw+Zy1xw1

\	00	01	11	10	d
00	O)	0	0	
01	١	0		0	
11	0	0	V	0	
10	0	0	0	1	

d= yxw + 2y' xw'+ 2'yx'w' + Z'y'x'w

(3)		,		
_/	00	01		10
00	O	UT		To
01	J	B	D	0
11	0	0	0	0
10	0		0	0
		,		

	00	101	11	10
00	0	1	1	1
01	0	0	V	0
11	0		0	0
10	0	0	0	0
f=	' : 7'.	1, , ,	7 1	

f= z'y'x + z'y'w + z'xw + zyx'w

(9)				
	00	01)1	116
00	()		0	0
01	0	0	-	0
11	1	0	0	0
10	0	0	0	0

g = z'y' x' + zyx'w' + z'yxw

PART 3

```
Structural Code
`timescale 1ns / 1ps
module structural_SW(
         input [3:0] sw,
         output [6:0] seg,
         output [3:0] an
         );
         assign an[3:0] = 4'b1110;
       //a
         assign seg [0] = (^sw[3] \& ^sw[2] \& ^sw[1] \& sw[0]) | (^sw[3] \& sw[2] \& ^sw[1] \& ^sw[0]) |
                                                                              (sw[3] & sw[2] & ~sw[1] & sw[0]) | (sw[3] & ~sw[2] & sw[1] & sw[0]);
       //b
         assign seg [1] = (sw[3] \& sw[2] \& \sim sw[0]) | (sw[3] \& sw[1] \& sw[0]) | (sw[2] \& sw[1] \& \sim sw[0]) |
                                                                              (~sw[3] & sw[2] & ~sw[1] & sw[0]);
        //c
         assign seg [2] = (sw[3] \& sw[2] \& sw[1]) | (sw[3] \& sw[2] \& ~sw[0]) | (~sw[3] \& ~sw[2] \& sw[1] \& sw[1] & sw[2] & sw[
~sw[0]);
       //d
         assign seg [3] = (sw[2] \& sw[1] \& sw[0]) | (sw[3] \& ~sw[2] \& sw[1] \& ~sw[0]) | (~sw[3] \& sw[2] \& sw[2] & sw[
~sw[1] & ~sw[0]) |
                                                                              (~sw[3] & ~sw[2] & ~sw[1] & sw[0]);
        //e
         assign seg [4] = (\sim sw[3] \& sw[0]) | (\sim sw[3] \& sw[2] \& \sim sw[1]) | (\sim sw[2] \& \sim sw[1] \& sw[0]);
        //f
```

```
assign seg [5] = (^{\sim}sw[3] & ^{\sim}sw[2] & sw[1]) | (^{\sim}sw[3] & ^{\sim}sw[2] & sw[0]) | (^{\sim}sw[3] & sw[1] & sw[0]) |
(sw[3] & sw[2] & ~sw[1] & sw[0]);
       //g
        assign seg [6] = (^sw[3] \& ^sw[2] \& ^sw[1]) | (sw[3] \& sw[2] \& ^sw[1] \& ^sw[0]) | (^sw[3] \& sw[2] \& ^sw[2] & ^sw[1] & ^sw[0]) | (^sw[3] & ^sw[0]
sw[1] & sw[0]);
endmodule
Testbunch
`timescale 1ns / 1ps
module tb_structural_SW;
           reg [3:0] sw;
           wire [6:0] seg;
           wire [3:0] an;
            structural_SW uut (
                                   .sw(sw),
                                  .seg(seg),
                                   .an(an)
           );
            initial begin
           sw[3] = 0;
           sw[2] = 0;
           sw[1] = 0;
            sw[0] = 0;
            #50;
```

// case 1

sw[3] = 0;

sw[2] = 0;

sw[1] = 0;

sw[0] = 0;

#50;

//case 2

sw[3] = 0;

sw[2] = 0;

sw[1] = 0;

sw[0] = 1;

#50;

//case3

sw[3] = 0;

sw[2] = 0;

sw[1] = 1;

sw[0] = 0;

#50;

//case4

sw[3] = 0;

sw[2] = 0;

sw[1] = 1;

sw[0] = 1; #50; //case5 sw[3] = 0; sw[2] = 1; sw[1] = 0; sw[0] = 0;#50; //case6 sw[3] = 0; sw[2] = 1; sw[1] = 0; sw[0] = 1; #50; //case 7 sw[3] = 0; sw[2] = 1; sw[1] = 1; sw[0] = 0;#50;

//case8

```
sw[3] = 0;
```

#50;

//case 9

sw[3] = 1;

sw[2] = 0;

sw[1] = 0;

sw[0] = 0;

#50;

//case 10

sw[3] = 1;

sw[2] = 0;

sw[1] = 0;

sw[0] = 1;

#50;

//case 11

sw[3] = 1;

sw[2] = 0;

sw[1] = 1;

sw[0] = 0;

#50; //case 12 sw[3] = 1; sw[2] = 0; sw[1] = 1; sw[0] = 1;#50; //case 13 sw[3] = 1; sw[2] = 1; sw[1] = 0; sw[0] = 0; #50; //case 14 sw[3] = 1; sw[2] = 1; sw[1] = 0;sw[0] = 1;#50;

//case 15

sw[3] = 1;

```
sw[2] = 1;
```

sw[1] = 1;

sw[0] = 0;

#50;

//case 16

sw[3] = 1;


sw[2] = 1;

sw[1] = 1;

sw[0] = 1;

end

endmodule



Constraints

```
## Switches
set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set_property PACKAGE_PIN W16 [get_ports {sw[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
##7 segment display
set_property PACKAGE_PIN W7 [get_ports {seg[0]}]
       set property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]
set_property PACKAGE_PIN W6 [get_ports {seg[1]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]
set_property PACKAGE_PIN U8 [get_ports {seg[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]
set_property PACKAGE_PIN V8 [get_ports {seg[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]
set_property PACKAGE_PIN U5 [get_ports {seg[4]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]
set_property PACKAGE_PIN V5 [get_ports {seg[5]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]
set_property PACKAGE_PIN U7 [get_ports {seg[6]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}]
```

```
set_property PACKAGE_PIN U2 [get_ports {an[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {an[0]}]

set_property PACKAGE_PIN U4 [get_ports {an[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {an[1]}]

set_property PACKAGE_PIN V4 [get_ports {an[2]}]

set_property IOSTANDARD LVCMOS33 [get_ports {an[2]}]

set_property PACKAGE_PIN W4 [get_ports {an[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
```