


Penumudi Eshwar Sai Balaji

✉ saidattupenumudi@gmail.com | ☎ +91 9390605517 | Chengicherla, Habsiguda, Hyderabad |  LinkedIn

PROFILE

Adaptable and detail-oriented professional with a quick-learning mindset and strong problem-solving ability. Passionate about continuous learning, teamwork, and leveraging technology to deliver practical, efficient solutions.

EDUCATION

Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad 2021 – 2025
B.Tech in Electronics and Communication Engineering (ECE) **CGPA: 7.52**

Bhashyam IIT-JEE Junior College, Hyderabad 2019 – 2021
Intermediate (MPC) **Percentage: 79%**

Bhashyam High School, Hyderabad 2019
SSC **GPA: 8.5**

TECHNICAL SKILLS

Programming Languages: Java (Good Knowledge), C (Proficient), Python (Basics), Verilog, VHDL

Concepts: OOPs in Java, Data Structures & Algorithms (DSA)

Database: SQL

Web Development: HTML, CSS, JavaScript, React.js, Next.js

Tools & Platforms: Xilinx, VS Code, Google Colab, GitHub, Vercel

Soft Skills: Teamwork, Problem Solving, Communication, Project Management

Additional Knowledge: Basic Machine Learning & Deep Learning (TensorFlow, PyTorch)

CERTIFICATES

IEEE CONFERENCE PRESENTATION

Presented a paper titled "*Diabetic Retinopathy Detection using Vision Transformer-based Deep Learning Model*" at the **Second International Conference on Networks and Soft Computing (ICNSoC 2025)**, organized by VFSTR, Guntur, and published under IEEE CPS.

NPTEL CERTIFICATIONS

Completed *The Joy of Computing using Python* and *Internet of Things* offered by IITs through NPTEL.

DATA STRUCTURES AND ALGORITHMS CERTIFICATION

Certified through Smart Interviews Training Platform for mastering problem-solving and DSA concepts.

CYBER SECURITY VIRTUAL INTERNSHIP

Completed PaloAlto Networks Virtual Internship focusing on threat detection and cybersecurity fundamentals.

PROJECTS

DESIGN OF 64-BIT MULTIPLIER USING VLSI AND XILINX 3 Months

Designed a 64-bit multiplier using FPGA and Xilinx tools, implemented with Verilog HDL for efficient high-speed computation.

Enhanced hardware performance and minimized propagation delay through optimized digital logic design.

Software: Quartus, Xilinx

DIABETIC RETINOPATHY IMAGE DETECTION USING DEEP LEARNING 3 Months

Developed an automated system for Diabetic Retinopathy detection using CNN and Vision Transformer (ViT).

Implemented using TensorFlow, Google Colab, and integrated with a web interface.

Tech Stack: Python, TensorFlow, VSCode, Google Colab

PERSONAL PORTFOLIO WEBSITE

2025

Designed and deployed a responsive portfolio website with animations, scroll effects, and email integration.

Last updated: October 2025

Added resume download, contact form via EmailJS, and hosted on Vercel.

Tech Stack: React.js, Next.js, Tailwind CSS, EmailJS, GitHub, Vercel

ACHIEVEMENTS

- Completed **NPTEL Courses:** The Joy of Computing Using Python, and Internet of Things.
- Participated in **IEEE International Conference (ICNSoC 2025)** and presented a research paper.