# University of North Carolina at Charlotte Department of Electrical and Computer Engineering

Qorvo Radio

### **SPI AXI Stream Interface**




Figure 1-1 SPI Module Diagram

### **Contents**

Modu	le Overview	. 2
Module Specifications		. 2
1.	Inputs	. 2
2.	Outputs	. 2
Operational Description		
1.	AXI Stream Wrappers	. 3
2.	Controllers	. 3
3.	SPI Master	. 3
4.	SPI Arbiter	. 3
Integration and Usage		3

### **Module Overview**

The **SPI\_AXI\_Stream** VHDL module provides a unified AXI Stream interface for configuring and controlling the Local Oscillator (LO) and an I/O Expander through SPI communication. It encapsulates dedicated AXI stream wrapper submodules for LO and Expander components, manages SPI transactions via an arbiter, and interfaces with a common SPI master. This design simplifies integration into FPGA-based SDR systems requiring dynamic SPI configurations from high-level software environments.

### **Module Specifications**

### 1. Inputs

- aclk (std\_logic): AXI Stream clock, synchronizes logic operations.
- aresetn (std\_logic): Active-low synchronous reset, initializes internal states.
- s\_axis\_lo\_tvalid (std\_logic): Indicates valid AXI Stream input data for LO configuration.
- s axis lo tdata (std\_logic\_vector(31 downto 0)): 32-bit data packets for LO registers.
- s\_axis\_exp\_tvalid (std\_logic): Indicates valid AXI Stream input data for Expander configuration.
- s axis exp tdata (std\_logic\_vector(31 downto 0)): Data packets for Expander.
- miso (std logic): Master-In Slave-Out signal from SPI peripherals.
- muxout 10 (std\_logic): Lock detect status signal from LO.

### 2. Outputs

- s axis lo tready (std\_logic): Indicates readiness to accept LO configuration data.
- s\_axis\_exp\_tready (std\_logic): Indicates readiness to accept Expander configuration data.
- sck (std\_logic): SPI clock signal.
- mosi (std logic): Master-Out Slave-In signal to SPI peripherals.
- cs lo n (std\_logic): Active-low Chip Select for LO.
- cs exp n (std\_logic): Active-low Chip Select for Expander.

# **Operational Description**

The module consists of several distinct components:

### 1. AXI Stream Wrappers

- axis\_to\_lo\_controller: Receives 7 sequential 32-bit data packets configuring LO registers and control signals.
- axis\_to\_expander: Receives single 32-bit data packets for configuring Expander settings.

### 2. Controllers

- LO\_Controller: Manages SPI transactions to configure LO registers. Exposes SPI signals for arbitration.
- Expander\_Controller: Handles SPI communications for I/O Expander configurations. Exposes SPI signals for arbitration.

### 3. SPI Master

• SPI\_Master\_8bit: Provides an 8-bit SPI transaction interface, handling MOSI, MISO, SCK signals for communication with peripherals.

#### 4. SPI Arbiter

• Dynamically selects between LO and Expander SPI requests, prioritizing LO transactions when simultaneous requests occur.

## **Integration and Usage**

- Instantiate the SPI\_AXI\_Stream module in FPGA block designs.
- Connect AXI Stream inputs (s\_axis\_lo\_tdata, s\_axis\_exp\_tdata) and outputs (s axis lo tready, s axis exp tready) to relevant software or hardware interfaces.
- Attach SPI signals (sck, mosi, miso, cs\_lo\_n, cs\_exp\_n) to corresponding peripheral hardware.
- Configure software applications such as GNU Radio to provide configuration data via AXI Stream.