University of North Carolina at Charlotte Department of Electrical and Computer Engineering

Qorvo Radio

SPI Memory-Mapped Module




Figure 1-1 SPI Module Diagram

Contents

Modu	le Overview	2
Module Specifications		
	Inputs:	
2.		
Memory-Mapped Interface		
	Local Oscillator Registers:	
	Expander Configuration:	
Operational Description		
_	Bus Write Operation:	
2.	SPI Communication:	3
3.	Bus Read Operation:	3
Integr	ntegration and Usage	

Module Overview

The **SPI_Module** VHDL entity is a legacy implementation providing direct, memory-mapped control for SPI-based communication with two peripheral devices: a Local Oscillator (LO) and an I/O Expander. This version predates the use of AXI Stream, utilizing explicit memory-mapped addresses to configure peripherals and manage SPI transactions.

Module Specifications

1. Inputs:

- miso_exp (std_logic): Master-In Slave-Out shared line for SPI peripherals.
- muxout lo (std_logic): Lock detect signal from the LO chip.

2. Outputs:

- s axis lo tready (std_logic): Indicates readiness to accept LO configuration data.
- sck (std_logic): SPI clock.
- mosi (std_logic): Master-Out Slave-In line.
- cs exp n (std_logic): Active-low Chip Select for Expander.
- cs lo n (std_logic): Active-low Chip Select for LO.

Memory-Mapped Interface

1. Local Oscillator Registers:

- LO REG5 ADDR: 0x45000100
- LO REG4 ADDR: 0x45000104
- LO_REG3_ADDR: 0x45000108
- LO_REG2_ADDR: 0x4500010C
- LO_REG1_ADDR: 0x45000110
- LO REGO ADDR: 0x45000114
- LO_START_ADDR: 0x45000118 (Write to initiate LO configuration)

2. Expander Configuration:

- EXP_DATA_ADDR: 0x45000120 (Lower 20 bits used for configuration)
- EXP START ADDR: 0x45000124 (Write to initiate Expander configuration)

Operational Description

1. Bus Write Operation:

- Writing data to the specified addresses configures LO registers or the Expander's 20-bit data field.
- Trigger signals (lo_start_bit, exp_start_bit) initiate SPI transactions when specific addresses receive data.

2. SPI Communication:

- The module contains separate controllers for LO and Expander configurations (LO Controller, Expander Controller).
- An SPI Master 8bit handles the physical SPI transaction.
- An internal SPI arbiter prioritizes LO communication over Expander communication.

3. Bus Read Operation:

 Read operations from the bus provide feedback of the current register values for diagnostic or verification purposes.

Integration and Usage

- Instantiate in FPGA designs requiring direct memory-mapped SPI peripheral control.
- Connect external bus interface to specified memory addresses for control and status.
- Interface SPI signals (sck, mosi, miso_exp, chip selects) to respective hardware peripherals.