# **University of North Carolina at Charlotte Department of Electrical and Computer Engineering**

Qorvo Radio

#### **SPI Direct Access Module**




Figure 1-1 SPI Module Diagram

## **Contents**

Module Overview	2
Module Specifications	2
1. Inputs:	2
a. LO Configuration:	2
b. Expander Configuration:	2
2. Outputs:	2
a. LO Status:	2
b. Expander Status:	2
c. SPI Lines:	3
Operational Description	3
Integration and Usage	3

#### Module Overview

The **Top\_Level** VHDL module is a legacy SPI configuration interface designed before implementing memory-mapped or AXI Stream interfaces. It manages direct register access through discrete input signals, coordinating SPI communication with the Local Oscillator (LO) and an I/O Expander.

## **Module Specifications**

## 1. Inputs:

- clk in (std\_logic): System clock.
- reset in (std\_logic): Active-high synchronous reset.
- miso exp: SPI Master-In Slave-Out from peripherals.
- muxout lo: Lock detect input from LO.

## a. LO Configuration:

- 10 start: Initiates LO SPI transaction.
- lo write en: Enables register write.
- 10 write addr: Register address selector (3-bit).
- lo write data: Data input for LO registers (32-bit).

## b. Expander Configuration:

- exp start: Initiates Expander SPI transaction.
- exp write en: Enables data input for Expander.
- exp write data: Data for Expander configuration (20-bit).

## 2. Outputs:

- lock\_detect: LO Lock detect indicator output.
- reset exp n: Active-low reset line for Expander.

#### a. LO Status:

- 10 busy: LO transaction in progress.
- 10 done: LO transaction completion indicator.

### b. Expander Status:

- exp busy: Expander transaction in progress.
- exp done: Expander transaction completion indicator.
- exp read data: Data read from Expander (8-bit).

#### c. SPI Lines:

- sck: SPI clock.
- mosi: SPI Master-Out Slave-In.
- cs exp n: Active-low Chip Select for Expander.
- cs lo n: Active-low Chip Select for LO.

## **Operational Description**

- **Direct Register Interface:** Registers and control signals for LO and Expander are set via direct input signals.
- **SPI Communication:** The module includes separate controllers (LO\_Controller, Expander\_Controller) and a shared SPI\_Master\_8bit module.
- **SPI Arbiter:** Prioritizes LO communication over Expander if simultaneous transactions are requested.
- Status Outputs: Indicate transaction progress and completion for software monitoring.

## **Integration and Usage**

- Instantiate directly into FPGA designs that require explicit register-level control without complex bus interfaces.
- Provide discrete control signals to initiate configuration sequences.
- Interface SPI signals (sck, mosi, miso exp, chip selects) directly to peripheral hardware.