




## *16-bit microprocessor*



## Overview :

I built a programmable 16-bit computer using only simple logic gates. The 16-bit computer is just able to add and subtract.



## Clock module :


The computer's clock is used to synchronize all operations. The clock we're building is based on the popular 555 timer IC.

Our clock is adjustable-speed (from less than 1Hz to a few hundred Hz). The clock can also be put into a manual mode where you push a button to advance each clock cycle. This will be a really useful feature for debugging the computer later on.

The timer 555ic has 3 mode to generate pulses :

1. Monostable .
2. Astable.
3. Bi –stable.

## Internal Block Diagram



### 1. Monostable Operation






Figure 1. Monoatable Circuit



## 2. Astable Operation







Figure 5. Astable Circuit



## 3. Bi-stable.



Using the 3 module we could make our clock for microprocessor like this is schematic :



Note : the label (HLT) coming from control logic (CPU).



**Note :** we using logic gate to control in clock manual or by CPU or stop it or get one plus .

## Registers :

Most CPUs have a number of registers which store small amounts of data that the CPU is processing. In our simple, we'll build three 16-bit registers: A, B, and IR. The A and B registers are general-purpose registers. IR (the instruction register) works similarly, but we'll only use it for storing the current instruction that's being executed.

We used a 4-bits D-type Register to store data and like a function table in datasheet of 74173-IC we control a data enable to store data in register and using Octal Bus Transceiver 74245-IC could control when appear the storing data on the bus.

**Note :** write data on register or reading from it is a (Active Low)pins , put reset pin is (Active High).


### 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SDLS007A - OCTOBER 1978 - REVISED JUNE 1999

FUNCTION TABLE						
CLR	CLK	DATA ENABLE		DATA D	OUTPUT Q	
		G1	G2			
H	X	X	X	X	L	
L	L	X	X	X	Q <sub>0</sub>	
L	↑	H	X	X	Q <sub>0</sub>	
L	↑	X	H	X	Q <sub>0</sub>	
L	↑	L	L	L	L	
L	↑	L	L	H	H	

When either M or N (or both) is (are) high, the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.

logic symbol†




† This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

### SN54173, SN54LS173A ... J OR W PACKAGE

#### SN74173 ... N PACKAGE

#### SN74LS173A ... D or N PACKAGE

(TOP VIEW)




### SN54LS173A ... FK PACKAGE

(TOP VIEW)

## 4-bits D-type Register 74173-IC

### Connection Diagram





### Function Table

Enable $\overline{G}$	Direction Control DIR	Operation
L	L	B Data to A Bus
L	H	A Data to B Bus
H	X	Isolation

H = HIGH Level  
L = LOW Level  
X = Irrelevant

## Octal Bus Transceiver 74245-IC




## Arithmetic logic unit (ALU):


The arithmetic logic unit (ALU) part of a CPU is usually capable of performing various arithmetic, bitwise, and comparison operations on binary numbers. In our simple, the ALU is just able to add and subtract. It's connected to the A and B registers and outputs either the sum of A+B or the difference of A-B.

Using 4-Bit Binary Adder with Fast Carry (74183-IC) and connect them together to get 16 bit (Carry output to Carry input), enter b-register in XOR gate(Exclusive-OR Gate) to control add or subtract (subtract done in two's complement). Using Octal Bus Transceiver 74245-IC control to appear data on bus.

We do a carry flag because if the output of adder is be more than 16-bit send high to CPU, and do a zero flag check if the output of ALU is zero -using NOR gate - then don't complete the programming because no data. Then store data of flags in 2-bit register and connect the output of register to CPU.



**Connection Diagram**



**Function Table**


$$Y = A \oplus B = \bar{A}B + A\bar{B}$$

Inputs		Output
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L


H – HIGH Logic Level  
L – LOW Logic Level

## Exclusive-OR Gate(XOR Gate 7486-IC)

Connection Diagram




Logic Diagram



## 4-Bit Binary Adder with Fast Carry(74183-IC)

Connection Diagram



Function Table

$$Y = A + B$$

Inputs		Output
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	L

H = HIGH Logic Level  
L = LOW Logic Level

## NOR Gate (7402-IC)




### Random access memory (RAM) module :

The random access memory (RAM) stores the program the computer is executing as well as any data the program needs. Our computer uses 12-bit addresses which means it will only have 64 Kilo-bytes of RAM.

We use 6264-IC (8K x 8 Bit Fast Static RAM) we can read and write data from bus and save data in 12 address, we save address in Memory Address Register (MAR) we used 12-bit D-type register and using Quad 2-Line to 1-Line Data Selectors/Multiplexers (74175-IC) to select if we enter data and address manual from switches or from bus.

- Low Power Operation: 110 – 150 mA Maximum AC
- Fully TTL Compatible — Three State Output





PIN ASSIGNMENT			
NC	1	28	V <sub>CC</sub>
A12	2	27	W
A7	3	26	E2
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	G
A2	8	21	A10
A1	9	20	E1
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
V <sub>SS</sub>	14	15	DQ3

PIN NAMES	
A0 – A12	Address Input
DQ0 – DQ7	Data Input/Data Output
W	Write Enable
G	Output Enable
E1, E2	Chip Enable
V <sub>CC</sub>	Power Supply (+ 5 V)
V <sub>SS</sub>	Ground

**TRUTH TABLE** (X = Don't Care)



E1	E2	G	W	Mode	V <sub>CC</sub> Current	Output	Cycle
H	X	X	X	Not Selected	I <sub>SB1</sub> , I <sub>SB2</sub>	High-Z	—
X	L	X	X	Not Selected	I <sub>SB1</sub> , I <sub>SB2</sub>	High-Z	—
L	H	H	H	Output Disabled	I <sub>CCA</sub>	High-Z	—
L	H	L	H	Read	I <sub>CCA</sub>	Dout	Read Cycle
L	H	X	L	Write	I <sub>CCA</sub>	High-Z	Write Cycle

**6264-IC (8K x 8 Bit Fast Static RAM)**



## Program counter

The program counter (PC) counts in binary to keep track of which instruction the computer is currently executing. Using 4-Bit Binary Counters (74161-IC) that is have enable and rest don't like 74190-IC that have enable and not have rest or 74192-IC that don't have EN, the EN use to stop counter, we used counter 12-bit to change the address of MAD. Using the 74245-IC to contral when appear the data on bus




## 4-Bit Binary Counters

### Output register

The output register is similar to any other register (like the A and B registers) except rather than displaying its contents in binary on 16 LEDs, it displays its contents in HEX on a 7-segment display (we make two way display and LEDs). Doing that requires some complex logic; luckily there's an easier way: using EEPROM.

We use 2 EEPROM first one to appear first 8-bit on 2 digit in HEX and second to appear second 2 digit and sign of number, The switch change from unsigned to sign number,. Using Dual 2-to-4 line decoder/demultiplexer(74139-IC) to select which 7-seg is read data from EEPROM and using a timer 555Im and 2 j-k flip-flop(74107-IC), as a 2 bit counter, to change the select of Demultiplexer -In high frequency all 7-seg is appear different data in same time. Using 8-bit D-type (74273-IC) to save data from bus.



**'107  
FUNCTION TABLE**

INPUTS				OUTPUTS	
CLR	CLK	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	$\downarrow$	L	L	$Q_0$	$\bar{Q}_0$
H	$\downarrow$	L	H	H	L
H	$\downarrow$	H	H	L	H
H	$\downarrow$	H	H	TOGGLE	

**'LS107A  
FUNCTION TABLE**


INPUTS				OUTPUTS	
CLR	CLK	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	$\downarrow$	L	L	$Q_0$	$\bar{Q}_0$
H	$\downarrow$	H	L	H	L
H	$\downarrow$	L	H	L	H
H	$\downarrow$	H	H	TOGGLE	
H	H	X	X	$Q_0$	$\bar{Q}_0$

SN54107, SN54LS107A . . . J PACKAGE

SN74107 . . . N PACKAGE

SN74LS107A . . . D OR N PACKAGE

(TOP VIEW)



SN54LS107A . . . FK PACKAGE

(TOP VIEW)



## DUAL J-K FLIP-FLOPS WITH CLEAR(74107-IC)

SN54/76, SN54LS/76A . . . J PACKAGE  
SN7476 . . . N PACKAGE  
SN74LS76A . . . D OR N PACKAGE  
(TOP VIEW)



'76

FUNCTION TABLE

INPUTS		OUTPUTS	
PRE	CLR	Q	Q̄
L	H	H	L
H	L	L	H
L	L	H†	H†
H	H	Q <sub>0</sub>	Q̄ <sub>0</sub>
H	L	H	L
H	H	L	H
H	H	TOGGLE	TOGGLE


'LS76A

FUNCTION TABLE

INPUTS		OUTPUTS	
PRE	CLR	Q	Q̄
L	H	H	L
H	L	L	H
L	L	H†	H†
H	H	Q <sub>0</sub>	Q̄ <sub>0</sub>
H	L	H	L
H	H	L	H
H	H	TOGGLE	TOGGLE


† This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high)

## DUAL J-K FLIP-FLOPS WITH CLEAR(7476-IC)




## Decoder/Demultiplexer(74138-IC&74139-IC)

## Logic Symbol



V<sub>CC</sub> = Pin 20  
GND = Pin 10

## Connection Diagram



## Pin Descriptions


Pin Names	Description
CP	Clock Pulse Input (Active Rising Edge)
D0-D7	Data Inputs
MR	Asynchronous Master Reset Input (Active LOW)
Q0-Q7	Flip-Flop Outputs

## Truth Table

MR	Inputs		Outputs
	CP	D <sub>n</sub>	Q <sub>n</sub>
L	X	X	L
H	—	H	H
H	—	L	L

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

## Logic Diagram




# 8-Bit Register with Clear(74273-IC)


## Pin Configurations

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect


## Block Diagram



## PLCC Top View



## PDIP, SOIC Top View




Note: PLCC package pins 1 and 17 are DON'T CONNECT.

# EEPROM (28c16-IC)


## CPU control logic

The control logic is the heart of the CPU. It's what defines the opcodes the processor recognizes and what happens when it executes each instruction.

Using counter 74161-IC -to change the program to next step- and Dual 3-to-8 line decoder/demultiplexer(74138-IC) -to reset counter after 5 times- the Button to Reset all processor.



## Bringing it all together



Ex:

Sum of two number :

First we put data manual in RAM by switches :

Address	Data
0000 0000 0000	0001 0000 0000 1110
0000 0000 0001	0010 0000 0000 1111
0000 0000 0010	1110 0000 0000 0000
0000 0000 1110	0000 0000 0001 1100 (A)
0000 0000 1111	0000 0000 0000 1110 (B)

CPU will do that before every next steps so make them as a function and name it "CPU-SET":

"CPU-SET":

1. Counter output (CO) set to appear on bus, Memory address register input (MI) set to read from the bus (counter data).
2. RAM Output (RO) set to appear the data saved in the address -which set in step (1) , the instruction register input (II) is set to read data from the bus -which in RAM- and save it , then counter enable (CE) is set to increase the counter (+1).

Second LDA :

1. "CPU-SET"
2. the instruction register Output (IO) is set and appear data in bus ,then Memory address register input (MI) set to read from the bus (instruction register) -it's read only first 12-bits.
3. RAM Output (RO) set to appear the data saved in the address -which set in last Step, the A register input (AI) is set to read data from the bus -which in RAM- and save it.

Third ADD :

1. "CPU-SET".
2. the instruction register Output (IO) is set and appear data in bus ,then Memory address register input (MI) set to read from the bus (instruction register) -it's read only first 12-bits.
3. RAM Output (RO) set to appear the data saved in the address -which set in last Step, the B register input (BI) is set to read data from the bus -which in RAM- and save it.
4. ALU Output (EO) is set to appear data on bus then , the A register input (AI) is set to read data from the bus -which in ALU- and save it.

Last OUT:

1. "CPU-SET".
2. the A register output (AO) is set and appear data in bus, then the output register input (OI) is set to save data from bus -the sum of two numbers- and appear it on display(7-seg) and 16 LEDs.

LDA		ADD		OUT	
CO		MI			
RO		II		CE	
IO	MI	IO	MI	AO	OI
RO	AI	RO	BI		
		EO	AI		