

## Analog IC Design


### Lab 05

#### Simple vs Low Compliance Cascode Current Mirror

In this lab, we will compare a low voltage current mirror with a simple current mirror. We will also learn how to use hierarchical cell-based design.

### Part 1: Sizing Chart

- a) First, we will create a design chart to help in the design process as shown below. **We will use the both NMOS and PMOS in this lab.**




- b) Use  $W = 10\mu m$  and  $L = 1\mu m$ .  
c) Sweep  $V_{GS}$  from 0 to  $\approx V_{TH} + 0.4V$  with 10mV step. Set  $V_{DS} = 0.4V$ .  
d) For both the NMOS and PMOS, report the following parameters vs  $V_{GS}$ :  
a.  $v_{dss}$  ( $v_{dss}$  is the drain-source saturation voltage, i.e.,  $V_{DS} > v_{dss}$  for saturation. It is equivalent to  $V_{ov}$  for a square-law device. It is also known as  $v_{dsat}$ ).  
b.  $I_D$   
e) Place a cursor on the point at which  $v_{dss} = 100mV$ . Report  $I_D$  at this point (let's refer to it as  $I_{Dx}$ ).  
f)  $I_D$  is always proportional to  $W$ . We want to design our circuit for  $I_D = 20\mu A$ . Calculate the corresponding  $W$ .


W	$I_D$
$10\mu m$	$I_{Dx}$
?	$20\mu A$

### Part 2: Current Mirror

- a) Construct the circuit shown below.  
b) For M5 we use longer length as shown below.  
c) The current mirror takes input current  $I_{BIN}$  and generates output current  $I_{BOU} = 2 \cdot I_{BIN}$  (note the sizing of M6 and M7).



- Create a symbol for the CM (From the menu bar: Add -> Generate Symbol)
- Create a testbench in a higher level of hierarchy as shown below to test the current mirror.
- Use  $I_B = 20\mu A$ . Choose  $L = 1\mu m$  and  $W$  as designed in Part 1. This should give you  $v_{dss}$  around  $100mV$ .
- Design another simple current mirror using two PMOS transistors only (similar to M0 and M6). We will compare this simple mirror with the wide swing cascode you have just designed.



Report the following:

- Schematic of the two CMs with DC node voltages clearly annotated @  $V_{OUT} = V_{DD}/2$ .

- b) The following parameters for all transistors in a table:
- $v_{gs}$
  - $v_{th}$
  - $v_{dss}$
  - $v_{ds}$
  - $g_m$
  - $g_{mb}$
  - $g_{ds}$
  - region
- c) Check that all transistors have  $v_{dss} = 100mV$  as set in Part 1.
- d) Are all transistors operating in saturation?
- e) Perform DC sweep (not parametric sweep) using  $V_{OUT} = 0:10m:V_{DD}$ . Report  $I_{BOUT}$  vs  $V_{OUT}$  for the two CMs overlaid in the same plot.
- Comment on the difference between the two circuits.
  - In the previous plot, the two curves intersect at a specific value of  $V_{OUT}$ . Why?
- f) Percent of error in  $I_{BOUT}$  vs  $V_{OUT}$  (ideal  $I_{BOUT}$  should be  $I_{BIN} \cdot 2$ ) for the two CMs in the current mirror operating region ( $V_{OUT} = 0$  to  $V_{DD} - v_{dss}$ ) overlaid in the same plot.
- Comment on the difference between the two circuits.
- g)  $R_{out}$  vs  $V_{OUT}$  (take the derivative of  $I_{BOUT}$  plot) for the two CMs in the current mirror operating region ( $V_{OUT} = 0$  to  $V_{DD} - v_{dss}$ ) overlaid in the same plot (log scale). Add a cursor at  $V_{OUT} = V_{DD}/2$ .
- Comment on the difference between the two circuits.
  - Does  $R_{out}$  change with  $V_{OUT}$ ? Why?
- h) Analytically calculate  $R_{out}$  of both circuits at  $V_{OUT} = V_{DD}/2$ . Compare with simulation results in a table.