


- 1 Adaptive Cruise Control
- 2 Electronic Brake System MK60E
- 3 Sensor Cluster
- 4 Gateway Data Transmitter
- 5 Force Feedback Accelerator Pedal
- 6 Door Control Unit
- 7 Sunroof Control Unit




Communication

Medium:

	Wired	Wireless
SPEED	~	~
Safety		
Cost		
Installation		
Mobility		


Transmission

1




Parallel

Data Skew:




Back EmF:




TX , RX Relations:

Master & Slaves :




Single	M	single	S
Single	M	Multi	S
Multi	M	Multi	S
Multi	M	No	S

Peer to Peer :




Synchronization :


Synchronous :



ASynchronous




Data Direction:




TTL VS CMOS:


Acceptable TTL Gate Output Signal Levels




Acceptable CMOS Gate Input Signal Levels



Acceptable CMOS Gate Output Signal Levels





Throughput:

Frame = (Data Bits + Another Bits (start+Stop+parity))

TP=DATA Bits /Frames Bits .

TP= 100% Frame is only Data.

TP= 0% Frame has no Data.

Throughput:

Frame = (Data Bits + Another Bits (start+Stop+parity))


TP=DATA Bits /Frames Bits .

TP= 100% Frame is only Data.


TP= 0% Frame has no Data.

UART:

- ❑ Wired
- ❑ Serial
- ❑ Peer to peer
- ❑ Async
- ❑ H full duplex
- ❑ Support 5,9,7,8,6
- ❑ Data overrun detection
- ❑ Frame error detection
- ❑ Double speed Async Mode





Data Frame format:



Parity by hardware =
Even or ODD

☐ 1,2 Stop bit

- ☐ Can't detect error location
- ☐ Can't detect multiple error



	31–12	11	10	9	8	7–0			Name
\$4000.C000		OE	BE	PE	FE	DATA			UART0_DR_R
	31–3				3	2	1	0	
\$4000.C004					OE	BE	PE	FE	UART0_RSR_R
	31–8	7	6	5	4	3	2–0		
\$4000.C018		TXFE	RXFF	TXFF	RXFE	BUSY			UART0_FR_R
	31–16	15–0							
\$4000.C024		DIVINT							UART0_IBRD_R
	31–6				5–0				
\$4000.C028					DIVFRAC				UART0_FBRD_R
	31–8	7	6–5	4	3	2	1	0	
\$4000.C02C		SPS	WPEN	FEN	STP2	EPS	PEN	BRK	UART0_LCRH_R
	31–10	9	8	7	6–3	2	1	0	
\$4000.C030		RXE	TXE	LBE		SIRLP	SIREN	UARTEN	UART0_CTL_R

	31–12	11	10	9	8	7–0			Name
\$4000.C000		OE	BE	PE	FE	DATA			UART0_DR_R
	31–3				3	2	1	0	
\$4000.C004					OE	BE	PE	FE	UART0_RSR_R

- ❑ The OE, BE, PE, and FE are error flags associated with the receiver. You can see these flags in two places: associated with each data byte in UART0_DR_R or as a separate error register in UART0_RSR_R


	31-8	7	6	5	4	3	2-0	
\$4000.C018		TXFE	RXFF	TXFF	RXFE	BUSY		UART0_FR_R

- ☐ Busy : The BUSY flag is set when the transmitter still has unsent bits.
- ☐ Busy : The BUSY flag is cleared when last stop bit has been sent and transmit FIFO is empty

- ☐ RXFE: The RXFE flag is set when receive shift register and receive FIFO are initially empty
- ☐ RXFE: The RXFE flag is cleared when first frame goes into the receive FIFO.

- ☐ RXFF: The RXFE flag is set when when the FIFO is full
- ☐ RXFF: The RXFE flag is cleared when FIFO is not full

- ☐ TXFF: The RXFE flag is set when when the FIFO is full
- ☐ TXFF: The RXFE flag is cleared when FIFO is not full



- ❑ The UART0_CTL_R control register contains the bits that turn on the UART. TXE is the Transmitter Enable bit, and RXE is the Receiver Enable bit. We set TXE, RXE, and UARTEN equal to 1 in order to activate the UART device. However, we should clear UARTEN during the initialization sequence.

	31-16	15-0	
\$4000.C024		DIVINT	UART0_IBRD_R
	31-6	5-0	
\$4000.C028		DIVFRAC	UART0_FBRD_R

- ❑ The UART0_IBRD_R and UART0_FBRD_R registers specify the baud rate.
- ❑ The Baud16 clock is created from the system bus clock, with a frequency of (Bus clock frequency)/divider
- ❑ The baud rate is 16 times slower than Baud16
- ❑ Baud rate = Baud16/16 = (Bus clock frequency)/(16*divider)

Example:

$$d = 8/16/1920$$

-bus clock is 8 MHz - 19200 bits /sec desired Baudrate.

$$19200 = 8 \times 10^6 / 16 \times d$$

$$d = 26.04167 = 11010.000011, \quad d = 26, \quad (0.04167 \times 64 + 0.5) = 3.1668 \rightarrow 3$$

$$\text{UART0_IBRD_R} = 11010.$$

$$\text{UART0_FBRD_R} = 000011.$$

	31-8	7	6-5	4	3	2	1	0	
\$4000.C02C		SPS	WPEN	FEN	STP2	EPS	PEN	BRK	UART0_LCRH_R

- ❑ UART0_LCRH_R , UART0_IBRD_R , and UART0_FBRD_R form an internal 30-bit register. This internal register is only updated when a write operation to UART0_LCRH_R is performed
- ❑ 8-bit word length, enable FIFO

Sheet 6

Q1. Assume System clock frequency=16MHz. Find the values for the divisor registers of UARTIBRD and UARTFBRD for the following standard baud rates:

(a) 4800 (b) 9600 (c) 57,600 (d) 115,200

By default, 16 MHz System Clock is divided by 16 before it is fed to the UART.

Therefore, Divisor= $16\text{MHz}/(16 \times \text{BaudRate}) = 1\text{MHz}/\text{BaudRate}$.

(a) $1\text{MHz}/4800 = 208.3333$, UARTIBRD = 208 and UARTFBRD = $(0.3333 \times 64) + 0.5 = 21.8312 = 21$

(b) $1\text{MHz}/9600 = 104.166666$, UARTIBRD = 104 and UARTFBRD = $(0.16666 \times 64) + 0.5 = 11$

(c) $1\text{MHz}/57600 = 17.361$, UARTIBRD = 17 and UARTFBRD = $(0.361 \times 64) + 0.5 = 23$


(d) $1\text{MHz}/115200 = 8.680$, UARTIBRD = 8 and UARTFBRD = $(0.680 \times 64) + 0.5 = 44$

Q2. Assume the baud rate is 9600 bits/sec. Show the serial port output versus time waveform that occurs when the ASCII characters “ABC” are transmitted one right after another. What is the total time to transmit the three characters?

A 65 -> 0100 0001

B 66 -> 0100 0010

C 67 -> 0100 0011



Each char has 8 bits+ start bit + end bit = 10 bits.

Time = $(10 \times 3) \times \text{bit-time} = 30 / \text{baud rate} = 30 / 9600 = 3.125 \text{ mS}$.

Q3. Write a C function to initialize UART0 with baud rate 9600 bits/s, 8 bits word length, no parity, one stop bit, and FIFO enabled.

```
void UART_Init(void){ // should be called only once

    SYSCTL_RCGCUART_R |= 0x0001; // activate UART0

    SYSCTL_RCGCGPIO_R |= 0x0001; // activate port A

    UART0_CTL_R &= ~0x0001; // disable UART

    UART0_IBRD_R = 520; // IBRD=int(80000000/(16*9600)) = int(520.8333)

    UART0_FBRD_R = 53; // FBRD = int(0.8333 * 64 + 0.5)

    UART0_LCRH_R = 0x0070; // 8-bit word length, enable FIFO 001110000

    UART0_CTL_R = 0x0301; // enable RXE, TXE and UART 001100000001

    GPIO_PORTA_AFSEL_R |= 0x03; // enable alt function PA0 ,PA1

    GPIO_PORTA_PCTL_R = (GPIO_PORTA_PCTL_R&0xFFFFFFFF00)+0x00000011; /*

    GPIO_PORTA_DEN_R |= 0x03; // enable digital I/O on PA0, PA1

    GPIO_PORTA_AMSEL_R &= ~0x03; // disable analog function on PA0, PA1
```


Q4. Write a C function to check if there is data available to be received by UART0.

- ❑ We need to check the empty flag of the receiver, if FIFO buffer is not empty, then there is data available to be received.

```
bool UART0_Available(void){  
    return (UART0_FR_R & 0x010 != 0) ? 0 : 1;  
}
```

Write a C program that receives from Device1 a lower-case character and transmits its upper-case to Device2.

```
Void read_writeToUpper(void){  
char in;  
char out;  
while(1){  
in = UART0_Read();  
out = in - 0x20; // To upper case (ex. a = A + 32)  
UART0_Write(out);  
}}
```

Q6. Write a C function to transmit one byte using UART0.

Q5. Write a C function to receive one byte using UART0.

```
void UART0_Write(char data){  
    while((UART0_FR_R & 0x0020) != 0); //check if the buffer is full  
  
    UART0_DR_R = data;  
  
}
```