lect	(3)	الحبيم	الرحمنه	نسم الل	Drive	5055
X J	955embe	elj la	ng uage	forAi		
→ 8y	ntal . Assemb	ly language i	nstructions have	e four fields sep	arated by spa	aces or tab
D 1	abel Field	position in	and starts in the in memory of the chame for each lab	urrent instruction	s used to ident . You must cho	ify the pose
20P	-CodeField:	specifies th	ne processor co	ommand to exe	ecute	
3 0%	erand Field	specifie	s where to find	I the data to ex	recute the in	struction
f) Cor	ument fiel	∮ : _				
	is also optional describe the so optional spaces semicolon must programmers a	ftware mak between d separate	king it easier operands in t the operand	to understar he operand f and commen	nd. You car field. Howe nt fields. Go	n add ever, a
	Func MC		Operands R0, #100 nction return	Comments; this sets		nente
× 900	1 Comment	explains whe can be cha	ny an operation is nged, or how it w	being performed	<u> </u>	30 03
1 1						

explains what the operation does

When describing assembly instructions we will use the following list of symbols

ARM data instructions

Basic format:

- @ ADD RO, R1 ; R0 = R0 + R1
- ADD R0,R1,R2
- So, if Rd [destination register] is missed Rn is the destination
- Computes R1+R2, stores in R0.
- Immediate operand:
 - ADD R0,R1,#2
 - Computes R1+R2, stores in R0.

example

ADD Rd, Rn, Rm {,shift} ;Rd = Rn+Rm ADD Rn, Rm {,shift} ;Rn = Rn+Rm

for more inf. about Rm {> Shift} oPen text book @ 124

ARM data instructions

- ADD, ADC : add (w. carry)
- SUB, SBC : subtract (w. carry)
- MUL: multiply

- AND, ORR, EOR
- BIC: bit clear
- LSL, LSR : logical shift left/right
- ROR: rotate right



A	В	A&B	A B	A^B	A&(~B)	A (~B)
Rn	Operand2	AND	ORR	EOR	A&(~B) BIC	ORN
0	0	0	0	0	0	1
0	1	0	1	1	0	0
1	0	0	1	1	1	1
1	1	1	1	0	0	1

ARM load/store instructions

load word or load Hulf-word or load byts

- LDR, LDRH, LDRB: load (half-word, byte)
- STR, STRH, STRB: store (half-word, byte)
- Addressing modes:
 - register indirect: LDR RO, [R1] ; RO = Value Pointed to
 - with constant: LDR R0, [R1,#4]

imp. Notes

```
LDR R0,[R1] ; R0= value pointed to by R1
```

```
LDR R0,[R1,#4] ; R0= word pointed to by R1+4
```

LDR R0,[R1,#4]!; first R1=R1+4, then R0= word pointed to by R1

LDR R0,[R1],#4 ; R0= word pointed to by R1, then R1=R1+4

LDR R0,[R1,R2]; R0= word pointed to by R1+R2

LDR R0,[R1,R2, LSL #2]; R0= word pointed to by R1+4*R2

ARM LDR instruction

Load from memory into a register
 LDR R8, [R10]

for the following example

it takes two instructions to access data in RAM or I/O.

The first instruction uses PCrelative addressing to create a pointer to the object, and the second instruction accesses the memory using the pointer. We can use the =Something operand for any symbol defined by our program.


In this case Count is the label defining a 32-bit variable in RAM

LDR R1,=Count ; R1 points to variable Count, using PC-relative

LDR R0,[R1] ; R0= value pointed to by R1

LDR R1,=Count ; R1 points to variable Count, using PC-relative LDR R0,[R1] ; R0= value pointed to by R1

The operation caused by the abovetwo **LDR** instructions is illustrated in Figure 3.13. Assume a 32-bit variable **Count** is located in the data space at RAM address 0x2000.0000. First, **LDR R1,=Count** makes R1 equal to 0x2000.0000. I.e., R1 points to **Count**. The assembler places a constant 0x2000.0000 in code spaceand translates the **=Count** into the correct PC-relative access to the constant (e.g., **LDR R1,[PC,#28]**). In this case, the constant 0x2000.0000, the address of **Count** will be located at PC+28. Second, the **LDR R0,[R1]** instruction will dereference this pointer, bringing the 32-bit contents at location 0x2000.0000 into R0. Since **Count** is located at 0x2000.0000, these two instructionswill read the value of **Count** into R0.



imp. for the last slide

PC-relative addressing. PC-relative addressing is indexed addressing mode using the PC as the pointer. The PC always points to the instruction that will be fetched next, so changing the PC will cause the program to branch. A simple example of PC-relative addressing is the unconditional branch. In assembly language, we simply specify the label to which we wish to jump, and the assembler encodes the instruction with the appropriate PC-relative offset.

B Location; jump to Location, using PC-relative addressing

The same addressing mode is used for a function call. Upon executing the **BL** instruction, the return address is saved in the link register (LR). In assembly language, we simply specify the label defining the start of the function, and the assembler creates the appropriate PC-relative offset.

BL Subroutine; call Subroutine, using PC-relative addressing

_B{cona} label	; branch to label
BX{cond} Rm	;branch indirect to location specified by Rm
BL{cond} label	;branch to subroutine at label
BLX{cond} Rm	;branch to subroutine indirect specified by Rm

LDR R2, =G ; R2 = &G LDR R0, [R2] ; R0 = G CMP R0, #7 ; is G == 7? BNE next1 ; if not, skip BL GEqual7 ; G == 7 next1 LDR R2, =G ; R2 = &G LDR R0, [R2] ; R0 = G CMP R0, #7 ; is G!= 7? BEQ next2 ; if not, skip BL GNotEqual7 ; G!= 7 next2		<pre>unt32_t G; if(G == 7){ GEqual7(); } if(G != 7){ GNotEqual7(); }</pre>			
	BYanch 11 Ej	ests falou Il shos-s fere			
CMS	m sho de lus Big	Branch vileunt lo and ub			
		é ~ 1 roção Compiler Ja ~ luc			
₹=	ته سواء = < ولا	السمل اللي يعده يعدد نوع المقارة			
ولا = ا	ولا = =	ARM assemb: 11 co ~!			
		DI é les 14 Branches Ji m ou voj register Soo			
مابينه	، العاجتين اللي عاور أقارب	Di plus CMP dermi i			
•	bol se interes	me of MTPS Ji we de			


C code

Assembly code

It takes three steps to perform a comparison. You begin by reading the first value into a register. If the second value is not a constant, it must be read into a register, too. The second step is to compare the first value with the second value. You can use either a subtract instruction with the S (SUBS) or a compare instruction (CMPCMN). The CMP CMN

SUBS instructions set the condition code bits. The last step is a conditional branch

```
C code
Assembly code
  LDR R2, =G ; R2 = &G
                                uint32 t G;
  LDR R0, [R2]; R0 = G
                                if(G > 7)
                                 GGreater7();
  CMP R0, #7; is G > 7?
               ; if not, skip
  BLS next1
  BL GGreater7 : G > 7
next1
  LDR R2, =G; R2 = &G
  LDR R0, [R2]; R0 = G
                                if(G \ge 7)
  CMP R0, #7 : is G \ge 7?
                                 GGreaterEq7();
  BLO next2
               ; if not, skip
  BL GGreaterEq7; G \ge 7
next2
  LDR R2, =G
                R2 = \&G
  LDR R0, [R2]; R0 = G
                                if(G < 7)
  CMP R0, #7
               ; is G < 7?
                                 GLess7();
               ; if not, skip
  BHS next3
  BL GLess7
             : G < 7
next3
  LDR R2, =G; R2 = &G
  LDR R0, [R2]; R0 = G
                                if(G \le 7)
               : is G \le 7?
  CMP R0, #7
                                 GLessEq7();
              ; if not, skip
  BHI next4
  BL GLessEq7 ; G \le 7
next4
```



l'm. No	te.					
→ CMI	do Subtraction between it's orevands					
if	I Said CMP RO, R1; means [Ro-R1]					
→ bYan	Ches [BEQ, BNE,] Consist from 2-Parts					
	B Jump to certain	Suff n label	Ľ, K.			
after	doiling sub We	Compare	bet Ween 1	t's Yesult and		
flags	[BEQ check	z flog	,			
2 instea	s of using Branche	Suffix EQ NE CS or HS	Flags Z = 1 Z = 0 C = 1	Meaning Equal Not equal		
I Can us	e Suffix -> explash	CC or LO MI	C = 0 N = 1 N = 0	Higher or same, unsigned ≥ Lower, unsigned < Negative Positive or zero		
let's	explash	PL VS VC	V = 1 V = 0	Overflow No overflow		
with	example.	HI LS GE	C = 1 and $Z = 0C = 0$ or $Z = 1N = V$	Higher, unsigned > Lower or same, unsigned ≤ Greater than or equal, signed ≥		
		LT GT LE AL	$N \neq V$ Z = 0 and $N = VZ = 1 or N \neq VCan have any$	Less than, signed < Greater than, signed > Less than or equal, signed ≤ Always. This is the default when no		
		AL	value	suffix specified		

```
r2 = 0;
        while (r1 != 0) {
              if ((r1 & 1) != 0) {
                     r2 += r0;
              r0 <<= 1;
              r1 >>= 1;
        while (1); // halting loop
عن هنف (۱۵۱ ف ماله عدم المساوى هي ماله في المتا وي ماله المتساوى هيسكيب ماله في الخا
                                        MOV R2, #0; \Upsilon_2 = 0
                                        CMP R1, #0; is (Y_1 = -0)
                             LOOP 2
                                        BEQ Halt LOOP; منفذ
 Yesult II miss who you AND (Sub QUETST
                                      ←TST R1, #1
 في مكام معين حاجه عي الهوا كله يعتى
                                        ADDNE R2, R2, R0
                                        LSL R0, R0, #1
                                              R1, R1, #1
                                        B LOOP 2
            NE (not equal) Halt_LOOP B Halt_LOOP
                 S Cond. 7
```

- without using branches we used ADDNE --> where NE is our detector to jump to label or continue to the next instruction
- simply, i can say that i will execute ADDNE in case of not equal otherwise skip ADDNE and execute the next instruction which is "LSL" in this example

ANOS - ANO+ Sub

These instructions test the value in a register against Operand2. They update the condition flags on the result, but do not place the result in any register.

The TST instruction performs a bitwise AND operation on the value in Rn and the value of Operand2. This is the same as a ANDS instruction, except that the result is discarded.

The TEQ instruction performs a bitwise Exclusive OR operation on the value in Rn and the value of Operand 2. This is the same as a EORS instruction, except that the result is

Example: Cassignments

• C: x = (a + b) - c;

Assembler:

```
LDR R4,=A ; get address for a

LDR R0,[R4] ; get value of a

LDR R4,=B ; get address for b, reusing r4

LDR R1,[R4] ; get value of b

ADD R3,R0,R1 ; compute a+b

LDR R4,=C ; get address for c

LDR R2,[R4] ; get value of c
```

C assignment, cont'd.

```
SUB R3,R3,R2 ; complete computation of x LDR R4,=X ; get address for x STR R3,[R4] ; store value of x
```

Example: Cassignment

C:y = a*(b+c);

Assembler:

```
LDR R4,=B; get address for b

LDR R0,[R4]; get value of b

LDR R4,=C; get address for c

LDR R1,[R4]; get value of c

ADD R2,R0,R1; compute partial result

LDR R4,=A; get address for a

LDR R0,[R4]; get value of a
```

C assignment, cont'd.

```
MUL R2,R2,R0; compute final value for y LDR R4,=Y; get address for y STR R2,[R4]; store y
```

reall

Example: Cassignment

>> LSR 1 OR 0 AND

C:

Z = (A << 2) | (B & 15);

Assembler:

LDR R4,=A; get address for a LDR R0,[R4]; get value of a LSL R5,R0,#2; perform shift LDR R4,=B; get address for b LDR R1,[R4]; get value of b AND R1,R1,#15; perform AND ORR R1,R5,R1; perform OR

1 DR R4, = A LDR ROJER47 LSL RS, RO, *2 INR R4, = B 1DR R1, [R4] AND R1, R1, *15 ORR RIPIRS 10RR4,=2 STR R1,[R4]

R4 Pointer to Ro

C assignment, cont'd.

```
LDR R4,=Z ; get address for z
STR R1,[R4] ; store value for z
```

If statement, cont'd.

```
Comment
     ; false block
label fblock LDR R4,=C; get address for c
       LDR R0, [R4]; get value of c R0 = Volue of C
        LDR R4,=D; get address for d
       LDR R1, [R4]; get value for d R1 = Value of D
       SUB R0, R0, R1; compute a-b R0 = R0 - R1
        LDR R4,=X; get address for x
        STR R0,[R4]; store value of x
     after ...
```

Example: if statement

```
• C:
   if (a > b) \{ x = 5; y = c + d; \} else x = c - d;

    Assembler:

; compute and test condition
  LDR R4,=A; get address for a
  LDR R0, [R4]; get value of a
  LDR R4,=B; get address for b
  LDR R1, [R4]; get value for b
  CMP R0, R1;
  BLE fblock;
 Branch less than or estual
```