

## ⇒ ARM Cortex-M4 Architecture


Every microcontroller out there contains a processor which is responsible for performing all the actions on that microcontroller. Each processor is designed, based on a certain instruction set Architecture architecture. That architecture can be based on any type, for instance, ARM. Being our topic of discussion today let's explore ARM Cortex-M4 microcontrollers architecture in detail.

→ ARM: ① Acron Risk machines upgraded to Advanced Risk Machines.

② doesn't develop microcontrollers silicon chip but it only provides IP core for a microprocessor and other building blocks of a microcontroller

not for PC-Processor, but for mobile.


like MIPS-Processor in ARM there are registers



Program counter value automatically increases by 4 after every instruction execution so that it points to the next instruction address.

\* PSR [Program Status Register] :

- ① Application PSR → [APSR]
- ② Interrupt PSR → [IPSR]
- ③ Execution PSR → [EPSR]



→ in MIPS they are flags (wires) but in ARM they are bits

N - bit → whether or not the result is negative

Z - bit → is set if the result is zero

C - bit → means carry and is set on an unsigned overflow

V - bit → signifies signed overflow.

Q - bit → indicates that "saturation" has occurred

## \* Reset: initialization Special Registers [SP-PC-linked register]

(i) SP[R13]: The 32-bit value at flash ROM location 0 is loaded into the SP. All stack accesses are word aligned. Thus, the least significant two bits of SP must be 0. *divisible by 4*

(ii) PC[R15]: loads the 32-bit value at location 4 into the PC. This value is called the reset vector. All instructions are halfword aligned. Thus, the least significant bit of PC must be 0. *divisible by 2*


(iii) linked Register (R14): set the least significant bit in the reset vector, so the processor will properly initialize the Thumb bit (T) in the PSR. On the ARM® Cortex™-M processor, the T bit should always be set to 1. On reset, the processor initializes the LR to 0xFFFFFFFF.

## \* memory:

big endian & little endian


MSB			LSB
0A	0B	0C	0D

4	0A	4	0D
5	0B	5	0C
6	0C	6	0B
7	0D	7	0A
Big-endian		Little-endian	



allowable range of addresses we can use

دہ جواہ (سہ بنفیس فکر) ال MIPS بحیث انہ یفہذ operations  
 is Connecting Processor with RAM and i/o Ports




example  
 this is used for  
 telling processor  
 which operation will  
 execute [OP-Code]

used to send  
 constant data  
 like immediate part

① → **Advanced High-Perf. Bus** is connecting i/o Ports With Processor  
 ex if you read from outer flash drive speed is Higher due to high performance of this Bus.

② → **Private Peripheral bus [PPB]**: used to connect Processor With internal modules like timer, PWM, ---.

A, B, C, D, E, F → are [i/o Ports]



سہ سیربط بین [i/o] و Proc.

PPB

**ARM Cortex-M4**  
 + 256K Flash  
 + 32K RAM  
 + JTAG  
 + 43 Ports  
 + Systick  
 + ADC  
 + UART