

# Tutorial 7

Tuesday, June 1, 2021 12:30 PM




Table 14-1. UART Signals (64QFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type*	Description
15Rx	17	PA2 (1)	I	TTL	UART module 0 receive.
15Tx	18	PA1 (1)	O	TTL	UART module 0 transmit.
15CTB	19	PC5 (8)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
15RTS	20	PC4 (8)	O	TTL	UART module 1 Request to Send modem flow control output line.
15Rx	18	PC4 (2)	I	TTL	UART module 1 receive.
15Tx	19	PC5 (2)	O	TTL	UART module 1 transmit.
15Rx	53	PD0 (1)	I	TTL	UART module 2 receive.
15Tx	10	PD1 (1)	O	TTL	UART module 2 transmit.
15Rx	14	PD0 (1)	I	TTL	UART module 3 receive.
15Tx	15	PD1 (1)	O	TTL	UART module 3 transmit.
15Rx	16	PC4 (1)	I	TTL	UART module 4 receive.
15Tx	18	PC5 (1)	O	TTL	UART module 4 transmit.
15Rx	59	PE4 (1)	I	TTL	UART module 5 receive.
15Tx	60	PE5 (1)	O	TTL	UART module 5 transmit.
15Rx	21	SDA (1)	I	TTL	UART module 6 receive.







Table 14-1. UART Signals (64LQFP)




Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
U0RX	17	PA0 (1)	I	TTL	UART module 0 receive.
U0TX	18	PA1 (1)	O	TTL	UART module 0 transmit.
U1CTS	15	PC5 (8)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
U1RTS	29	PF1 (1)	O	TTL	UART module 1 Request to Send modem flow control output line.
U2RX	19	PC4 (8)	I	TTL	UART module 2 receive.
U2TX	45	PC4 (2)	O	TTL	UART module 2 transmit.
U3RX	53	PDE (1)	I	TTL	UART module 3 receive.
U3TX	10	PD7 (1)	O	TTL	UART module 3 transmit.
U4RX	14	PC6 (1)	I	TTL	UART module 4 receive.
U4TX	13	PC7 (1)	O	TTL	UART module 4 transmit.
U5RX	16	PC4 (1)	I	TTL	UART module 5 receive.
U5TX	15	PC5 (1)	O	TTL	UART module 5 transmit.
U6RX	20	PE4 (1)	I	TTL	UART module 6 receive.
U6TX	60	PE1 (1)	O	TTL	UART module 6 transmit.
U7RX	43	PD4 (1)	I	TTL	UART module 7 receive.
U7TX	44	PD5 (1)	O	TTL	UART module 7 transmit.
U8RX	8	PE1 (1)	I	TTL	UART module 8 receive.
U8TX	8	PE1 (1)	O	TTL	UART module 8 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.



Offset	Name	Type	Reset	Description	See Page
0x00	UARTDR	RW	0x00000000	UART Data Register	906
0x04	UARTFIFOCOUNT	RW	0x00000000	UART FIFO Counter	906
0x08	UARTFIFOLVL	RW	0x00000000	UART FIFO Level	911
0x0C	UARTFIFODIV	RW	0x00000000	UART FIFO Divisor	911
0x10	UARTFIFODIV2	RW	0x00000000	UART FIFO Divisor 2	911
0x14	UARTFIFODIV3	RW	0x00000000	UART FIFO Divisor 3	911
0x18	UARTFIFODIV4	RW	0x00000000	UART FIFO Divisor 4	911
0x1C	UARTFIFODIV5	RW	0x00000000	UART FIFO Divisor 5	911
0x20	UARTFIFODIV6	RW	0x00000000	UART FIFO Divisor 6	911
0x24	UARTFIFODIV7	RW	0x00000000	UART FIFO Divisor 7	911
0x28	UARTFIFODIV8	RW	0x00000000	UART FIFO Divisor 8	911
0x2C	UARTFIFODIV9	RW	0x00000000	UART FIFO Divisor 9	911
0x30	UARTFIFODIV10	RW	0x00000000	UART FIFO Divisor 10	911
0x34	UARTFIFODIV11	RW	0x00000000	UART FIFO Divisor 11	911
0x38	UARTFIFODIV12	RW	0x00000000	UART FIFO Divisor 12	911
0x3C	UARTFIFODIV13	RW	0x00000000	UART FIFO Divisor 13	911
0x40	UARTFIFODIV14	RW	0x00000000	UART FIFO Divisor 14	911
0x44	UARTFIFODIV15	RW	0x00000000	UART FIFO Divisor 15	911
0x48	UARTFIFODIV16	RW	0x00000000	UART FIFO Divisor 16	911
0x4C	UARTFIFODIV17	RW	0x00000000	UART FIFO Divisor 17	911
0x50	UARTFIFODIV18	RW	0x00000000	UART FIFO Divisor 18	911
0x54	UARTFIFODIV19	RW	0x00000000	UART FIFO Divisor 19	911
0x58	UARTFIFODIV20	RW	0x00000000	UART FIFO Divisor 20	911
0x5C	UARTFIFODIV21	RW	0x00000000	UART FIFO Divisor 21	911
0x60	UARTFIFODIV22	RW	0x00000000	UART FIFO Divisor 22	911
0x64	UARTFIFODIV23	RW	0x00000000	UART FIFO Divisor 23	911
0x68	UARTFIFODIV24	RW	0x00000000	UART FIFO Divisor 24	911
0x6C	UARTFIFODIV25	RW	0x00000000	UART FIFO Divisor 25	911
0x70	UARTFIFODIV26	RW	0x00000000	UART FIFO Divisor 26	911
0x74	UARTFIFODIV27	RW	0x00000000	UART FIFO Divisor 27	911
0x78	UARTFIFODIV28	RW	0x00000000	UART FIFO Divisor 28	911
0x7C	UARTFIFODIV29	RW	0x00000000	UART FIFO Divisor 29	911
0x80	UARTFIFODIV30	RW	0x00000000	UART FIFO Divisor 30	911
0x84	UARTFIFODIV31	RW	0x00000000	UART FIFO Divisor 31	911
0x88	UARTFIFODIV32	RW	0x00000000	UART FIFO Divisor 32	911
0x8C	UARTFIFODIV33	RW	0x00000000	UART FIFO Divisor 33	911
0x90	UARTFIFODIV34	RW	0x00000000	UART FIFO Divisor 34	911
0x94	UARTFIFODIV35	RW	0x00000000	UART FIFO Divisor 35	911
0x98	UARTFIFODIV36	RW	0x00000000	UART FIFO Divisor 36	911
0x9C	UARTFIFODIV37	RW	0x00000000	UART FIFO Divisor 37	911
0xA0	UARTFIFODIV38	RW	0x00000000	UART FIFO Divisor 38	911
0xA4	UARTFIFODIV39	RW	0x00000000	UART FIFO Divisor 39	911
0xA8	UARTFIFODIV40	RW	0x00000000	UART FIFO Divisor 40	911
0xAC	UARTFIFODIV41	RW	0x00000000	UART FIFO Divisor 41	911
0xB0	UARTFIFODIV42	RW	0x00000000	UART FIFO Divisor 42	911
0xB4	UARTFIFODIV43	RW	0x00000000	UART FIFO Divisor 43	911
0xB8	UARTFIFODIV44	RW	0x00000000	UART FIFO Divisor 44	911
0xBC	UARTFIFODIV45	RW	0x00000000	UART FIFO Divisor 45	911
0xC0	UARTFIFODIV46	RW	0x00000000	UART FIFO Divisor 46	911
0xC4	UARTFIFODIV47	RW	0x00000000	UART FIFO Divisor 47	911
0xC8	UARTFIFODIV48	RW	0x00000000	UART FIFO Divisor 48	911
0xCC	UARTFIFODIV49	RW	0x00000000	UART FIFO Divisor 49	911
0xD0	UARTFIFODIV50	RW	0x00000000	UART FIFO Divisor 50	911
0xD4	UARTFIFODIV51	RW	0x00000000	UART FIFO Divisor 51	911
0xD8	UARTFIFODIV52	RW	0x00000000	UART FIFO Divisor 52	911
0xDC	UARTFIFODIV53	RW	0x00000000	UART FIFO Divisor 53	911
0xE0	UARTFIFODIV54	RW	0x00000000	UART FIFO Divisor 54	911
0xE4	UARTFIFODIV55	RW	0x00000000	UART FIFO Divisor 55	911
0xE8	UARTFIFODIV56	RW	0x00000000	UART FIFO Divisor 56	911
0xEC	UARTFIFODIV57	RW	0x00000000	UART FIFO Divisor 57	911
0xF0	UARTFIFODIV58	RW	0x00000000	UART FIFO Divisor 58	911
0xF4	UARTFIFODIV59	RW	0x00000000	UART FIFO Divisor 59	911
0xF8	UARTFIFODIV60	RW	0x00000000	UART FIFO Divisor 60	911
0xFC	UARTFIFODIV61	RW	0x00000000	UART FIFO Divisor 61	911

Figure 14-2. UART Character Frame




$\text{min CLK} = 2 \times \text{max Prog}$   
 $\text{Baud 8}$   
 $\text{Baud 16}$   
 $\text{bus clk}$   
 $16 \text{ MHz}$   
 $\text{CLKDIV} \times \text{BRD}$   
 $\text{BRD} = \frac{1 \text{ MHz}}{9600}$   
 $\frac{1 \times 10^6}{9600} = 104.1666$   
 $+64 + 0.5 = 11.1666$   
 $\text{IBRD} = 64$   
 $\text{FBRD} = 11$

Offset	Name	Type	Reset	Description	See Page
0x00	UARTDR	RW	0x00000000	UART Data Register	906
0x04	UARTFIFOCOUNT	RW	0x00000000	UART FIFO Counter	906
0x08	UARTFIFOLVL	RW	0x00000000	UART FIFO Level	911
0x0C	UARTFIFODIV	RW	0x00000000	UART FIFO Divisor	911
0x10	UARTFIFODIV2	RW	0x00000000	UART FIFO Divisor 2	911
0x14	UARTFIFODIV3	RW	0x00000000	UART FIFO Divisor 3	911
0x18	UARTFIFODIV4	RW	0x00000000	UART FIFO Divisor 4	911
0x1C	UARTFIFODIV5	RW	0x00000000	UART FIFO Divisor 5	911
0x20	UARTFIFODIV6	RW	0x00000000	UART FIFO Divisor 6	911
0x24	UARTFIFODIV7	RW	0x00000000	UART FIFO Divisor 7	911
0x28	UARTFIFODIV8	RW	0x00000000	UART FIFO Divisor 8	911
0x2C	UARTFIFODIV9	RW	0x00000000	UART FIFO Divisor 9	911
0x30	UARTFIFODIV10	RW	0x00000000	UART FIFO Divisor 10	911
0x34	UARTFIFODIV11	RW	0x00000000	UART FIFO Divisor 11	911
0x38	UARTFIFODIV12	RW	0x00000000	UART FIFO Divisor 12	911
0x3C	UARTFIFODIV13	RW	0x00000000	UART FIFO Divisor 13	911
0x40	UARTFIFODIV14	RW	0x00000000	UART FIFO Divisor 14	911
0x44	UARTFIFODIV15	RW	0x00000000	UART FIFO Divisor 15	911
0x48	UARTFIFODIV16	RW	0x00000000	UART FIFO Divisor 16	911
0x4C	UARTFIFODIV17	RW	0x00000000	UART FIFO Divisor 17	911
0x50	UARTFIFODIV18	RW	0x00000000	UART FIFO Divisor 18	911
0x54	UARTFIFODIV19	RW	0x00000000	UART FIFO Divisor 19	911
0x58	UARTFIFODIV20	RW	0x00000000	UART FIFO Divisor 20	911
0x5C	UARTFIFODIV21	RW	0x00000000	UART FIFO Divisor 21	911
0x60	UARTFIFODIV22	RW	0x00000000	UART FIFO Divisor 22	911
0x64	UARTFIFODIV23	RW	0x00000000	UART FIFO Divisor 23	911
0x68	UARTFIFODIV24	RW	0x00000000	UART FIFO Divisor 24	911
0x6C	UARTFIFODIV25	RW	0x00000000	UART FIFO Divisor 25	911
0x70	UARTFIFODIV26	RW	0x00000000	UART FIFO Divisor 26	911
0x74	UARTFIFODIV27	RW	0x00000000	UART FIFO Divisor 27	911
0x78	UARTFIFODIV28	RW	0x00000000	UART FIFO Divisor 28	911
0x7C	UARTFIFODIV29	RW	0x00000000	UART FIFO Divisor 29	911
0x80	UARTFIFODIV30	RW	0x00000000	UART FIFO Divisor 30	911
0x84	UARTFIFODIV31	RW	0x00000000	UART FIFO Divisor 31	911
0x88	UARTFIFODIV32	RW	0x00000000	UART FIFO Divisor 32	911
0x8C	UARTFIFODIV33	RW	0x00000000	UART FIFO Divisor 33	911
0x90	UARTFIFODIV34	RW	0x00000000	UART FIFO Divisor 34	911
0x94	UARTFIFODIV35	RW	0x00000000	UART FIFO Divisor 35	911
0x98	UARTFIFODIV36	RW	0x00000000	UART FIFO Divisor 36	911
0x9C	UARTFIFODIV37	RW	0x00000000	UART FIFO Divisor 37	911
0xA0	UARTFIFODIV38	RW	0x00000000	UART FIFO Divisor 38	911
0xA4	UARTFIFODIV39	RW	0x00000000	UART FIFO Divisor 39	911
0xA8	UARTFIFODIV40	RW	0x00000000	UART FIFO Divisor 40	911
0xAC	UARTFIFODIV41	RW	0x00000000	UART FIFO Divisor 41	911
0xB0	UARTFIFODIV42	RW	0x00000000	UART FIFO Divisor 42	911
0xB4	UARTFIFODIV43	RW	0x00000000	UART FIFO Divisor 43	911
0xB8	UARTFIFODIV44	RW	0x00000000	UART FIFO Divisor 44	911
0xBC	UARTFIFODIV45	RW	0x00000000	UART FIFO Divisor 45	911
0xC0	UARTFIFODIV46	RW	0x00000000	UART FIFO Divisor 46	911
0xC4	UARTFIFODIV47	RW	0x00000000	UART FIFO Divisor 47	911
0xC8	UARTFIFODIV48	RW	0x00000000	UART FIFO Divisor 48	911
0xCC	UARTFIFODIV49	RW	0x00000000	UART FIFO Divisor 49	911
0xD0	UARTFIFODIV50	RW	0x00000000	UART FIFO Divisor 50	911
0xD4	UARTFIFODIV51	RW	0x00000000	UART FIFO Divisor 51	911
0xD8	UARTFIFODIV52	RW	0x00000000	UART FIFO Divisor 52	911
0xDC	UARTFIFODIV53	RW	0x00000000	UART FIFO Divisor 53	911
0xE0	UARTFIFODIV54	RW	0x00000000	UART FIFO Divisor 54	911
0xE4	UARTFIFODIV55	RW	0x00000000	UART FIFO Divisor 55	911
0xE8	UARTFIFODIV56	RW	0x00000000	UART FIFO Divisor 56	911
0xEC	UARTFIFODIV57	RW	0x00000000	UART FIFO Divisor 57	911
0xF0	UARTFIFODIV58	RW	0x00000000	UART FIFO Divisor 58	911
0xF4	UARTFIFODIV59	RW	0x00000000	UART FIFO Divisor 59	911
0xF8	UARTFIFODIV60	RW	0x00000000	UART FIFO Divisor 60	911
0xFC	UARTFIFODIV61	RW	0x00000000	UART FIFO Divisor 61	911


Table 6.3. Some UART registers. Each register is 32 bits wide. Shaded bits are zero.

### Data Register (UARTDR)

This register for both transmitter and receiver modules. This is also a 32-bit register. First 0 to 7 bits contain the data that we want to transmit or data that is received on an Rx pin of TMA123G microcontroller. Bits 8-11 provides error information such as framing error, parity error, break error, and overrun error.




UART Flag/status Register (UARTFR) register provides flag bits such as transmit FIFO empty/Full, receive FIFO full/empty, etc.



# TM4C123 UART Line Control (UARTLCRH)


This register is used to define the format of UART data frame such as number of bits data, data length (bits 5 and 6), parity bit and stop bits implementation, FIFO enable/disable and break conditions, etc.



Bit	Name	Function
0	Send Break	When set to 1, a high low signal is generated on the UART Tx line, for the proper generation of break conditions, the software should set this bit to 1 for at least a duration of two UART frames.
1	Parity Enable	To enable generation and checking of parity, this bit should be set to 1.
2	Even Parity	Setting to 1 enables even parity, which generates and checks for even number of 1s in the data and parity bits during transmission and reception.
3	Stop bits	When this bit is cleared to 0, one stop bit is transmitted at the end of each frame. Setting it to 1 transmits two stop bits.
4	FIFO Enable	This bit enables or disables FIFO buffers. When cleared to the FIFOs are disabled.
5	Word length	The word length bit field configures the number of data bits transmitted or received in a UART frame. A value of 0, 1, 2 or 3 configures the data length equal to 5, 6, 7 or 8 bits in the UART frame.
6	Stick Parity	This bit field enables or disables the stick parity. When this bit is set and bits 1 and 2 of this register are also set to 1 then parity bit is transmitted and checked as 1. If bit 1 is set and bit 2 is cleared then parity bit is transmitted and checked as 0.

## TM4C123 UART Control Register

UARTCTL is a UART module configuration control register. Besides various other functions, its main function is to enable or disable UART module. For this tutorial, we will be using only three bits of UARTCTL register which are used to enable UART(UARTEN), enable transmitter (TXE) and receiver (RXE).



1. Enable UARTx clk
2. Enable GPIOx clk
3. Enable Alternate fn Port ctrl
4. Set Port ctrl PCTL

1. Disable CTL UART
2. BRD  $\rightarrow$  Integer Part  $\rightarrow$  IBRD, Fractional Part  $\rightarrow$  FBRD  $\rightarrow$  programming Register after disable.
3. parameters  $\rightarrow$  size of data, No. of stop bits, Parity  $\rightarrow$  LCRH
4. clk src CC, optional  $\mu$ DMA
5. Enable CTL

- Q3. Write a C function to initialize UART0 with baud rate 9600 bits/s, 8 bits word length, no parity, one stop bit, and FIFO enabled.
- Q4. Write a C function to check if there is data available to be received by UART0.
- Q5. Write a C function to receive one byte using UART0.
- Q6. Write a C function to transmit one byte using UART0.
- Q7. Write a C program that receives from Device1 a lower-case character and transmits its upper-case to Device2.



clear bits F 00  
F ... F 00


Q1. Assume System clock frequency=16MHz. Find the values for the divisor registers of UARTIBRD and UARTFBRD for the following standard baud rates:

- (a) 4800 (b) 9600 (c) 57,600 (d) 115,200

$$BRD = \frac{SYS\ CLK}{16 \times Baud}$$

Baud Rate	UARTIBRD	UARTFBRD
4800	208	21
9600	104	11
57600	17	23
115200	8	44

Q2. Assume the baud rate is 9600 bits/sec. Show the serial port output versus time waveform that occurs when the ASCII characters "ABC" are transmitted one right after another. What is the total time to transmit the three characters?



9600 bits/sec

10

0 1 1  
D-D-D

