بسع الله الرحمين الرميم

⇒ ARM Cortex-M4 Architecture


Every micro controller out there contains a processor which is responsible for performing all the actions on that microcontroller. Each processor is designed, based on a certain instruction set Architecture architecture. That architecture can be based on any type, for instance, ARM. Being our topic of discussion today let's explore ARM Cortex-M4 microcontrollers architecture in detail.

-ARM: @ Acron Risk machines ufgraded to Advanced Rish Machines.

② doesn't develop microcontrollers silicon chip but it only provides IP core for a microprocessor and other building blocks of a microcontroller


not for PC-Processor, but for mobile.

like MIPS-Processor in ARM there are registers



* (PC) R15 - holds the address of next instr. to be executed.

Program counter value automatically increases by 4 after every instruction execution so that it points to the next instruction address.




N - bit → whether or not the result is negative $7 - bit \rightarrow$ is set if the result is zero $C - \mathbf{b} = \mathbf{t}$ means carry and is set on an unsigned overflow $V - h \uparrow \uparrow \longrightarrow$ signifies signed overflow. $\uparrow \rightarrow it \rightarrow indicates that "saturation" has occurred$ Reset: initialization Special Registers [SP-PC-linked Register]
(R13) (R15) (R14) (i) SP[Ris]: The 32-bit value at flash ROM location 0 is loaded into the SP. All stack accesses are word aligned. Thus, the least significant two bits of SP must be 0. divisible by 4 (ii) PC [R15]: loads the 32-bit value at location 4 into the PC. This value is called the reset vector. All instructions are halfword aligned. Thus, the least significant bit of PC must be 0. divisible by 2 (iii) linked register (R 14): set the least significant bit in the reset vector, so the processor will properly initialize the Thumb bit (T) in the PSR. On the ARM ® Cortex™-M processor, the T bit should always be set to 1. On reset, the processor initializes the LR to 0xFFFFFFF. مفط * memory: bigendian & little endian 00000.0000 allohable
0x2000.0000 ang
0x2000.7FFF

0x4000.0000 allohable
0x400F.FFFF

0x4000.0000 allohable
0x400F.FFFF

Conditional angle
0x400F.FFFF

Cond 256k Flash ROM 32k RAM **MSB LSB** I/O ports 0A0D 5 0B 0C Internal I/O 6 6 0C 0B PPB 0D 0A Little-endian **Big-endian**



- Advanced High-Perf. Bus is Connecting No Ports With Processor ex if you read from outer flash drive speed is Higher due to high Performance of this Bus.
- Private PariPheral bus [PPB]: Used to Connect Processor With internal moduls like timer, PWm, ---

A, B, C, D, E, F - ore [i/o Ports]

