

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

CSE211s:


# Introduction to Embedded Systems

## Stepper Motor & Interrupts

﴿بِرَفِيعِ اللَّهِ الَّذِينَ ءامَنُوا مِنْكُمْ وَالَّذِينَ أُوتُوا الْعِلْمَ ذَرْجَتٌ﴾

# \* Stepper Motor :

→ Stepper Motors are used in Applications where precise positioning is more important than high RPM high torque high efficiency



# use DC motor for applications requiring high torque or high speed, & use stepper motor for applications requiring accurate positioning at low speed

→ A bipolar stepper Motor has two Coils on the stator, labeled A & B.

Unipolar stepper divides those two Coils into four parts A,A' & B,B'


→ Unipolar Stepper has less torque than an equivalent-sized bipolar stepper

Also, unipolar steppers are easier to interface

→ There is always current flowing through both coils. When current flows through both coils, the motor doesn't spin.

• to Move a bipolar stepper we reverse the direction of current through one of the Coils (not both)

• to Move it again we reverse the current in the other coil



- Let the direction of the current be indicated by up & down
- to make the current go up, the microcontroller outputs a binary 01
- to make the current go down, it outputs a binary 10
- \* Since there are 2 coils, Four Outputs will be required (0101 = up/up)
- \* to Spin the motor, we output the sequence  $\rightsquigarrow 0101_2, 0110_2, 1010_2, 1001_2 \dots \rightarrow ①$

over & over. Each Output causes the motor to rotate a fixed angle.

→ Spinning in clockwise direction

# to rotate the other direction,

we reverse the sequence  $\rightsquigarrow 0101, 1001, 1010, 0110 \dots$

# Because moving the motor involves

accelerating a mass against a load friction, after we output a value, we must wait an amount of time before we can output again. If we output too fast, the motor doesn't have time to respond  $\rightarrow ②$


\* the amount of rotation caused by each current reversal is a fixed angle depending on the number of teeth on the magnets.

for illustration  $\times \rightarrow$  Step angle =  $\frac{360}{2 * \text{no.of teeth}}$  AKA Step Size

for problems  $\times \rightarrow$  Number of Steps per revolution =  $\frac{360}{\text{Step Angle}}$

$$\times \rightarrow \text{RPM} = 1000 * 60 * \frac{1}{\text{Number of Steps per revolution}} * \frac{1}{\text{Delay between states in millisecond}}$$

# \* Interfacing Stepper Motor to a Microcontroller :



## ① Initialize the interfacing pins to be digital Output

```
void stepper_motor_init()
{
    SYSCTL_RCGCGPIO_R |= 0x08;           //enable port D clock
    while( (SYSCTL_PRGPIO_R & 0x08) == 0 ) {} //check for clock status
    GPIO_PORTD_AFSEL_R &= ~0x0F;          //no alternative function
    GPIO_PORTD_PCTL_R &= ~0xFFFF;
    GPIO_PORTD_DIR_R |= 0x0F;             //set PD3-0 as output
    GPIO_PORTD_AMSEL_R &= ~0x0F;          //disable analog
    GPIO_PORTD_DEN_R |= 0x0F;              //enable digital I/O
}
```


## ② Determine the delay between states

$$* \text{delay (in msec)} = \frac{60 * 1000}{\text{states per resolution} * \text{RPM}}$$

## ③ Write the Sequence on the data register

```
while(1)
{
    GPIO_PORTD_DATA_R = 5;                //① the spinning Sequence
    delay(50);
    GPIO_PORTD_DATA_R = 6;
    delay(50);
    GPIO_PORTD_DATA_R = 10;
    delay(50);
    GPIO_PORTD_DATA_R = 9;
    delay(50);
}
```

Assume pre delay is 50ms




## \* Interrupts :

- interrupts are the events that temporarily suspend the main program,
- ① pass the control to the external sources & execute their task.
- ② It then passes the control to the main program where it had left off

## \* Polling VS Interrupts :

- while polling is a simple way to check for state changes, there's a cost. if the checking interval is too long, there can be a long lag between occurrence & detection. & you may miss the change completely, if the state changes back before check. A shorter interval will get faster & more reliable detection, but also consumes much more processing time & power, since many more checks will come back negative (A.k.A Busy-waiting)

- An alternative approach is to use interrupts. with this method, the state change generates an interrupt signal that causes the CPU to suspend its current operation & save its current state, then execute the processing associated with the interrupt, & then restore its previous state & resume where it left off.




→ An interrupt is the automatic transfer of software execution in response to a hardware event (trigger) that is asynchronous with the current software execution

\* **Thread** : it's defined as the path of action of software as it executes  
the execution of the ISR is called a background thread

This thread is created by the hardware interrupt request & is killed when ISR returns from interrupt

A new thread is created for each interrupt request



\* **Process** : it's defined as the action of software as it executes.

\* **ISR** : Stands for Interrupt Service Routine, it's a software process <sup>(invoked)</sup> by an interrupt request from a hardware device.

It handles the request & sends it to the CPU, interrupting the active process. When the ISR is complete, the process is resumed.

\* **IRQ** : Stands for Interrupt Request. PCs use interrupt requests to manage various hardware operations.

It's important to assign different IRQ addresses to different hardware devices.

\* **Interrupt Vector Table** : it's a table of memory addresses of interrupt/exception handler routines

→ it defines where the code of a particular interrupt/exception service routine is located in microcontroller memory.

# **Vector** : means memory address

# There are 139 interrupt Vector

Exception number	IRQ number	Offset	Vector
16+n	0x0040+4n		IRQn
18	2	0x004C	IRQ2
17	1	0x0048	IRQ1
16	0	0x0044	IRQ0
15	-1	0x0040	Systick
14	-2	0x003C	PendSV
13	-3	0x0038	Reserved
12	-4	0x002C	Reserved for Debug
11	-5	0x0028	SVCall
10	-6	0x0024	Reserved
9	-7	0x0020	
8	-8	0x001C	
7	-9	0x0018	Usage fault
6	-10	0x0014	Bus fault
5	-11	0x0010	Memory management fault
4	-12	0x000C	Hard fault
3	-13	0x0008	NMI
2	-14	0x0004	Reset
1	-15	0x0000	Initial SP value

32-bit Vector (handler address) loaded into PC while saving CPU Context

IRQ Priorities are user programmable

peripherals use positive IRQ #s

CPU exceptions use negative IRQ #s

priorities fixed

Reset vector includes initial PC

\* Vectors table is stored in ROM starting from address 0x0004

\* Start up Code initializes the whole vector table by placing dummy ISRs

\* ROM location 0x0000 has the initial stack pointer, & location 0x0004 contains the initial program counter, which is called the reset vector.

it points to the reset handler, which is the first thing executed following reset


Similar to Newton's law of inertia (an object in motion tends to stay in motion), computer processes continue to run unless interrupted. Without an interrupt request, a computer will remain in its current state. Each input signal causes an interrupt, forcing the CPU to process the corresponding event.

\* **Exceptions**: it's a synchronous event that occurs during the execution of a thread that interrupts the normal flow of instructions.


⇒ Examples: including some interrupts, resets, Fault handlers, ... etc

● Exceptions are managed by NVIC

⇒ **PSR**: The Program Status Register Combines



⇒ **IPSR**: Contains the ISR number of the current exception activation



## \* Context Switch:

- Actions taking to switch from one thread to another

- it's hardware dependent

- in TM4C123:
- ① Current instruction is finished
  - ② Eight Registers is pushed on the stack [R0, R1, R2, R3, R4, R5, R6, R7] [PSR]
  - ③ LR is set to 0xFFFF\_FFF9
  - ④ IPSR is set to the interrupt number
  - ⑤ PC is loaded with interrupt vector

## \* Nested Vectored Interrupt Controller(NVIC):

→ the major role of NVIC is to handle interrupt as The NVIC :

- ① initiates a call to the vectortable
- ② locate the interrupt number that has occurred
- ③ picks the address of the service routine from the vector table

→ it provides the users with a feature to prioritize the interrupts according to their use & need

- ⚠️ the first 16 exceptions cannot be prioritized as they are system exceptions  
& the system will not let the user change the priority of its interrupts

→ Allows a programmable priority level of 0-7 for each interrupt. A higher level to a lower priority, so level 0 is the highest interrupt priority


→ the role of NVIC is manage all low & high priority interrupts in such a way that the higher priority interrupt always gets to execute before a lower priority interrupt occurs earlier.

☞ if a low priority interrupt has occurred & being executed.  
while a low priority interrupt is still executing, a higher priority interrupt occurs, ARM CPU will pause the low priority interrupt & starts to execute high priority interrupt

\* But why "Nested"?


→ Nesting of interrupts is somewhat similar to nested for-loops

i.e. processing an interrupt with higher priority with in another interrupt with lower priority



## \* Priority Mask Register (PRIMASK):


→ the primask register prevents activation of all exceptions with programmable priority



# to enable global interrupts → PRIMASK must equal zero

## \* Base Priority Mask Register (BASEPRI):

→ The BASEPRI register defines the minimum priority for exception processing



the processor doesn't process any exception with a priority value greater than or equal to BASEPRI

## \* NVIC Register Descriptions:

- Interrupt Set enable (NVIC\_EN<sub>n</sub>\_R):

→ The EN<sub>n</sub> registers enable interrupts & show which interrupts are enabled

→ NVIC provides 5 interrupt Set enable registers ( $n=0 \rightarrow 4$ )

\* On writing
 

= 0	No effect
= 1	enables the interrupt # you can't disable the interrupt by clearing a bit, as there is a register specified for disabling → DIS <sub>n</sub>

Interrupt 0-31 Set Enable (ENO)															
Base 0xE000.E000 Offset 0x100 Type RW, reset 0x0000.0000															
INT 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
Type	RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
INT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Type	RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

→ Each bit should be set to enable the interrupt for a specific peripheral

interrupts from IRQ = 0 → 31 are controlled by bit 0 → 31 in EN0

interrupts from IRQ = 32 → 63 are controlled by bit 0 → 31 in EN1

Thus, the register  $n$  & bit  $b$  are determined by IRQ number as follows

$$\rightarrow n = INT(IRQ/32) \quad \rightarrow b = (IRQ \% 32) \text{ OR } (IRQ - 32 * n)$$

using calculator

\* For example : 

IRQ	ISR name in Startup.s
30	GPIOPortF_Handler

 $\therefore n = INT(\frac{30}{32}) = 0 \rightarrow EN0$

$$\therefore b = (30 \% 32) = 30 \text{ OR } (30 - 32 * 0) = 30$$

For PortF interrupt → mask bit 30 in EN0

- Interrupt Priority level (NVIC\_PRIn\_R):

→ to Configure the needed priority level for certain interrupt

→ There are 35 priority level registers groups ( $n=0 \rightarrow 34$ )

Each group sets the interrupt priority for 4 peripherals where only upper 3 bits from each segment are used

PRIn Register Bit Field	Interrupt
Bits 31:29 (S2)	Interrupt [4n+3]
Bits 23:21 (S2)	Interrupt [4n+2]
Bits 15:13 (S1)	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

Segment 0

Assign priority level  
Value between 0 → 7

Interrupt 0-3 Priority (PRI0)															
Base 0xE000.E000 Offset 0x400 Type RW, reset 0x0000.0000															
INTD 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
Type	RW	RW	RW	RO	RO	RO	RO	RO	RW	RW	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
INTC 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Type	RW	RW	RW	RO	RO	RO	RO	RO	RW	RW	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Thus, the priority group number  $n$  & the segment  $s$  are determined by IRQ number as follows :

$$\rightarrow n = INT(IRQ/4) \quad \rightarrow s = IRQ \% 4 \text{ OR } (IRQ - 4 * n)$$

\* For example : 

IRQ	ISR name in Startup.s
30	GPIOPortF_Handler

 $\therefore n = INT(\frac{30}{4}) = 7 \rightarrow PRIT7$

$$\therefore s = (30 \% 4) = 2 \text{ OR } (30 - 4 * 7) = 2$$

For PortF priority register → PRIT7 segment 2 bits 21:23

- System Handler priority (NVIC\_SYS\_PRI<sub>n</sub>\_R) :

→ to handle system exception priority like

→ Systick is considered as a system exception not as an interrupt

\* to enable Systick interrupt



\* to Configure Systick priority



\* NMI : Non maskable Interrupt, this interrupt cannot be disabled

if errors happen in other exception handlers, a NMI will be triggered).

Aside from the Reset exception, it has the highest priority of all exceptions.



# \*GPIO Interrupts :

→ Configuring the interrupts for individual pins in each part

Address	7	6	5	4	3	2	1	0	Name
\$4000_4404	IS		GPIO_PORTA_IS_R						
\$4000_4408	IBE		GPIO_PORTA_IBE_R						
\$4000_440C	IEV		GPIO_PORTA_IEV_R						
\$4000_4410	IME		GPIO_PORTA_IM_R						
\$4000_4414	RIS		GPIO_PORTA_RIS_R						
\$4000_4418	MIS		GPIO_PORTA_MIS_R						
\$4000_441C	ICR		GPIO_PORTA_ICR_R						

→ GPIO Interrupt Sense (GPIOIS) :

- It determines level or edge triggered
- Clearing a bit (0) → Detect an edge-sensitive on the pin
- Setting a bit (1) → Detect an level-sensitive on the pin

→ GPIO Interrupt Event Register (GPIOIEV) :

- to decide low level, high level OR falling-edge, rising-edge

• clearing a bit (0) & {  
    GPIOIS=0 → Falling-edge  
    GPIOIS=1 → low-level

• setting a bit (1) & {  
    GPIOIS=0 → Rising-edge  
    GPIOIS=1 → high-level

→ GPIO Interrupt Both edges (GPIOIBE) :

- Clearing a bit (0) → Interrupt is controlled by GPIOIEV
- Setting a bit (1) → Both edges on the pin trigger an interrupt

→ GPIO Interrupt Clear Register (GPIOICR) :

- The corresponding bit fields in this register clears the interrupt for the respective bit. To ensure that any previous interrupt has been cleared writing 1 to the respective bit field will clear the interrupt on that pin



- It's critical that the interrupt handler clears the interrupt flag before returning from interrupt handler → otherwise the interrupt appears as if it is still pending and the interrupt handler will be executed again & again forever and the program hangs

( = Acknowledge )

- Clearing a bit (0) → No action
- Setting a bit (1) → the corresponded edge-triggered interrupt is cleared

→ GPIO Interrupt Mask Register (GPIOIM) :

- Used to enable the interrupt capability of a given peripheral at the module level
- Clearing a bit (0) → Interrupt is masked (disabled)
- Setting a bit (1) → Interrupt is unmapped (enabled)

→ GPIO Raw Interrupt Status (GPIORIS) <sup>Read only</sup> :

- If a bit is cleared (0) → An interrupt condition has not occurred on the pin
- If a bit is set (1) → An interrupt condition has occurred on the pin

- it tells you if there is an interrupt pending regardless of the state of the "interrupt enable" or "interrupt mask" bit.

\* for edge-detect interrupts → this bit is cleared by writing a 1 to the corresponding pin in the GPIOICR register

\* for level-detect interrupts → this bit is cleared when the level is deasserted

→ GPIO Masked Interrupt Status (GPIOMIS) <sup>Read only</sup> :


- If a bit is cleared (0) {  
        An interrupt condition has not occurred on the pin  
        OR the pin has been masked
- If a bit is set (1) → An interrupt condition has occurred on the pin

- it tells you there is an interrupt only if "enable" or "mask" bit in the appropriate state

\* for edge-detect interrupts → this bit is cleared by writing a 1 to the corresponding pin in the GPIOICR register

\* for level-detect interrupts → this bit is cleared when the level is deasserted

\* Upon Reset, all interrupts are disabled → to enable any interrupt :



## \* Using Interrupt Steps :

- **Step Zero:** → initialize the peripheral as GPIO as we have studied

④ Enable the interrupt for individual pins:

→ Decide the sense & Configure it then enable the mask bit

```

GPIO_PORTF_IS_R &= ~0x10;           //PF4 is edge-sensitive
GPIO_PORTF_IBE_R &= ~0x10;          //PF4 is not both edges
GPIO_PORTF_IEV_R &= ~0x10;          //PF4 falling edge event
GPIO_PORTF_ICR_R = 0x10;            //clear flag4
GPIO_PORTF_IM_R |= 0x10;            //arm interrupt on PF4

Since clearing  
has no action

```

② Enable the interrupt for the whole port:

→ Configure the NVIC interrupt Control Registers

Also, Configure the priority if you want

Also, Configure the priority if you want

*calculations*

NVIC\_EN0\_R = 0x40000000; //enable interrupt 30 in NVIC  
//NVIC\_EN0\_R |= (1<<30);

NVIC\_PRI7\_R = (NVIC\_PRI7\_R&0xFF00FFFF)|0x00A00000; // priority 5  
//NVIC\_PRI7\_R = (NVIC\_PRI7\_R&0xFF00FFFF)|(2<21);  
//NVIC\_PRI7\_R = (NVIC\_PRI7\_R&0xFF00FFFF)|(1<22);

*Another methods*

### ③ Enable the global interrupt:

"Method 1" → EnableInterrupts(); C statement that's defined in startup file

"Method 2" → \_\_enable\_irq();

    \_\_asm

    {

        CPSIE I

    }

Method 3: write assembly instruction  
    in C file

## ④ Write the interrupt handler function

```
void GPIOPortF_Handler()
{
    GPIO_PORTF_ICR_R = 0x10;
    FallingEdges = FallingEdges + 1;
}
```

don't forget to clear the interrupt flag  
since it's a edge-triggered interrupt

## \* Test yourself →

QUIZ

وَآخِرُ دُعَوَاهُمْ أَنَّ الْحَمْدُ لِلَّهِ رَبِّ الْعَالَمِينَ ﴿١٠﴾