CSE 211: Introduction to Embedded Systems

Lab 2

Lab2 Agenda:

- Reset vectors.
- Solve Lab problems 1 and 2

Reset

- Our single file program is a valid minimal program. (not because it has only a few instructions, but because it contains only the necessary vectors (lines 6 and 7) for the processor to begin running).
- A non-minimal program has its full vector table in a typical startup file.
- Reset vector table is mapped to address 0 in ROM.
- Line 6 contains the address (0x20008000) of the stack pointer when the stack is empty.

lab.s

; Vector Table Mapped to Address 0 at Reset

; Linker requires Vectors to be exported

; to be used externally by linker

; initial stack pointer

; reset vector

AREA RESET, DATA, READONLY

0x20008000

Reset Handler


DCD

ALIGN

 Line 7 contains the label where code instructions start.

Reset

- reset occurs immediately after power is applied and when the reset signal is asserted (using the reset button).
- @ reset



Lab 2: Q1

Write ARM assembly code to sum the array items of size 10.
 The array contains the following values:


1, 2, 3, 4, 5, 6, 7,8, 9, 10.

```
int arr [10] = {1,2,3,4,5,6,7,8,9,10};
int n=10;
int sum = 0;
while (n>0)
{
    sum+= arr[n-1];
    n--;
}
```

Lab 2: Q1

```
ALIGN
AREA myConstData, CODE, READONLY
arr DCD 1, 2, 3, 4, 5, 6, 7, 8, 9, 10

ALIGN
AREA myVarData, DATA, READWRITE
SUM DCD 0
```



```
AREA myCode, CODE, ReadOnly
ENTRY
EXPORT Reset_Handler

Reset_Handler

LDR RO, =arr
MOV R1,#0

MOV R2,#10
```


LOOP LDR R3, [R0], #4


ADD R1, R1, R3


SUBS R2, R2, #1

BNE LOOP

```
int arr [10] = {1,2,3,4,5,6,7,8,9,10};
int n=10;
int sum = 0;
while (n>0)
{
    sum+= arr[n-1];
    n--;
}
```







Processor Core

```
AREA myCode, CODE, ReadOnly
ENTRY
EXPORT Reset_Handler

Reset_Handler

LDR RO, =arr
MOV R1,#0

MOV R2,#10
```

LOOP LDR R3, [R0], #4


ADD R1, R1, R3

SUBS R2, R2, #1

BNE LOOP

LDR R0, =sum STR R1, [R0]

```
int arr [10] = {1,2,3,4,5,6,7,8,9,10};
int n=10;
int sum = 0;
while (n>0)
{
    sum+= arr[n];
    n--;
}
```



Lab2: Q1 Answer

```
AREA myCode, CODE, ReadOnly
        ENTRY
        EXPORT Reset Handler
Reset Handler
ARR SIZE
          EQU
       LDR RO, =arr
       MOV R1, #0 ; R1 for sum
       MOV R2, #ARR SIZE ; R2 for loop counter (ARR SIZE)
       LDR R3, [R0], #4 ; load a number into R3 and increment the offset
       ADD R1, R1, R3 ; R1 += R3
SUBS R2, R2, #1 ; R2 --
                        ; loop until R2 == 0
       BNE L1
       LDR RO, =SUM ; Rl contains the sum
       STR R1, [R0] ; store it in the SUM variable
dloop
       b dloop
        END
```

Lab 2: Q2

Assume A is a label for 4x4 matrix and

Z, and X are labels for arrays with 4 items (each item is 4 bytes) Write arm assembly for the following snippet code.

```
for (int row = 0; row < 4; row++)
for (int column = 0; column < 4; column++)
Z[row] += A [row, column] * X[column]
```

C code

To access general element use

arr[i]

arr

arr[0]
arr[1]
arr[2]

Logical structure of array arr


Assembly code

To access general element use

Base address + offset

= Base address + (preceding items * size

= Base address + i*4



C code

```
int arr[10] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
int sum = 0;
for(int i=0; i<10; i++)
    sum+= arr[i];</pre>
```

Assembly code

```
Reset Handler
                                                     Base address
ARR SIZE
           EQU
                 10
                                                       Offset items*4
       LDR RO, =arr
       MOV R1, #0
                           ; R1 for sum
       MOV R2, #ARR SIZE
                          ; R2 for (ARR SIZE)
       MOV R4, #0
                           ; R4 for loop counter
Ll
       LDR R3, [R0, R4, LSL #2] ; load an item arr[i] into R3
       ADD R1, R1, R3
                           ; R1+= R3 sum+=arr[i]
       ADD R4, R4, #1
                           ; R4++
                                       1++
       CMP R4, R2
       BNE L1
                           ; loop until R2 == 0
       LDR RO, =SUM
                           ; R1 contains the sum
       STR R1, [R0]
                           ; store it in the SUM variable
dloop
       b dloop
       END
```

C code

To access general element in mxn matrix use


A[i][j] =A[row][column]

0 <= row < m 0 <= column < n

Α

A[0][0]	A[0][1]	A[0][2]	A[0][3]
A[1][0]	A[1][1]	A[1][2]	A[1][3]
A[2][0]	A[2][1]	A[2][2]	A[2][3]
A[3][0]	A[3][1]	A[3][2]	A[3][3]

Assembly code



C code

Assembly code

Reset Handler

```
SIZE
       EQU
                                                 R6= no of
       LDR RO, =A
                                                 preceding items
       MOV R1, #0
                     ; R1 for sum
       MOV R2, #SIZE
                        ; R2 for (ARR SIZE)
       MOV R4, #0
                         ; R4 for loop counter i
                        ; R4 for loop counter j
       MOV R5, #0
ь1
       MUL R6, R4, R2
                            ; i* row size
       ADD R6 , R6, R5
                               ; offset = (i* row size) + j
       LDR R3, [R0, R6, LSL #2] ; load an item A[i][j]into R3
       ADD R1, R1, R3 ; R1+= R3 sum+=A[i][j]
       ADD R5, R5, #1 ; R5++ j++
       CMP R5, R2
                         ; loop until R5 == .4
       BNE L1
       ADD R4, R4, #1
                         ; R4++ i++
       CMP R5, R2
       BNE L
       LDR RO, =SUM
                    ; R1 contains the sum
       STR R1, [R0]
                         ; store it in the SUM variable
      b dloop
dloop
       END
```

Multiply matrix by vector in C

Α									
	col 0	col 1	col 2	col 3	7	X	7	Z	
row 0	A[0][0]	A[0][1]	A[0][2]	A[0][3]		x[0]		z[0]	
row 1	A[1][0]	A[1][1]	A[1][2]	A[1][3]	v	x[1]		z[1]	Z[1] = A[1][0].x[0] + A[1][1].x[1] + A[1][2].x[2] + A[1][3].x[3]
row 2	A[2][0]	A[2][1]	A[2][2]	A[2][3]		x[2]	=	z[2]	
row 3	A[3][0]	A[3][1]	A[3][2]	A[3][3]		x[3]		z[3]	Z[row] += A[row][column].x[column]
		mxr	 ງ			nx1		mx1	

```
for (int row = 0; row < 4; row++)

for (int column = 0; column < 4; column++)

Z[row] += A [row, column] * X[column]
```

Lab 2: Q2


```
ALIGN
AREA myConstData, CODE, READONLY


X DCD 1, 2, 3, 4
A DCD 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16


ALIGN
AREA myVarData, DATA, READWRITE

Z SPACE 16
```

Row major order







```
Reset Handler
SIZE
            EQU
                    4
                MOV R0, #0
                                              ; row=0
                MOV R1, #0
                                              : column=0
                MOV R2, #SIZE
                                              ; Size=4
                LDR R3, =A
                                              : R3 = base address of A
                                                                                for(int row=0 ; row<size ; row++)</pre>
                                              : R4 = base address of X
                LDR R4, =X
                                                                                    z[row] = 0;
                                              : R5 = base address of Z
                LDR R5, =Z
                                                                                    (for int column=0 ; column<size ; column++)
OuterLoop
                                                                                         Z[row] += A[row] [column] * X[column]
                CMP RO, #SIZE
                                             ;row < 4
                BEQ ENDOuterLoop
                MOV R1, #0
                                              : column=0
                MOV R8, #0
                                              ; Z[row]=0
InnerLoop
                CMP R1, R2
                                              : column< 4
                BEQ EndInnerLoop
                                                                                                ; R0 row
                LDR R6, [R4,R1, LSL #2]
                                              ; load X[column]
                                                                                                ; R1 column
                MUL R9, R0, #SIZE
                                              ; row*4
                                                                                               ; R2 Size=4
                                              : row*4+column
                                                                                                ; R3 base address of A
                ADD R9, R9, R1
                                                                                                ; R4 base address of X
                LDR R7, [R3, R9, LSL #2]
                                              ; load A[row][column]
                                                                                                ; R5 base address of Z
                MUL R10, R7, R6
                                              ; A[row][column] * X[column]
                                                                                                ; R6 X[column]
                ADD R8, R8, R10
                                              ; Z[row]+= A[row][column] * X[column]
                                                                                                ; R7 A[row][column]
                ADD R1,R1,#1
                                              ; column=column+1
                                                                                                ; R8 Z[row]
                B InnerLoop
                                                                                                ; R9 [(row*row size)+column)]
                STR R8, [R5, R0, LSL #2]
EndInnerLoop
                                             ; store result R11 into Z[row]
                                                                                               ; R10 A[row][column] * X[column]
                ADD R0, R0, #1
                                             : row=row+1
                    OuterLoop
                В
ENDOuterLoop
```

END

Addressing Modes

Addressing without Offset

```
LDR r1, [r0]; r0 holds the memory address
Addressing with Offset (Offset: range -255 to + 4095)
             LDR r1, [r0, #4] ; pre-index
                                     : r1 =word pointed to by r0+4
             LDR r1, [r0], #4 ; post-index
                                     ; r1 = word pointed to by r0, then r0=r0+4
             LDR r1, [r0, #4]!; pre-index with update
                                      if first r0=r0+4, then r1 = word pointed to by r0 = r0+4.
             LDR r1, [r0, r2]; pre-index
                                     ; r1 =word pointed to by r0+ r2
             LDR r1, [r0, r2, LSL #2]; pre-index
                                        : r1 = word pointed to by <math>r0 + 4 r2
```

Updating NZCV flags in PSR

Flags not changed		Flags updated
ADD	\rightarrow	ADDS
SUB	\rightarrow	SUBS
MUL	\rightarrow	MULS
UDIV	\rightarrow	UDIVS
AND	\rightarrow	ANDS
ORR	\rightarrow	ORRS
LSL	\rightarrow	LSLS
MOV	\rightarrow	MOVS

Some instructions update NZCV flags even if no S is specified.

- CMP: Compare, like SUBS but without destination register
- CMN: Compare Negative, like ADDS but without destination register

Most instructions update NZCV flags only if S suffix is present

Suffix	Description	Flags tested
EQ	EQual	Z == 1
NE	Not Equal	Z == 0
CS/HS	Unsigned Higher or Same	C == 1
CC/LO	Unsigned LOwer	C == 0
MI	MInus / Negative	N == 1
PL	PLus / Positive or Zero	N == 0
VS	oVerflow Set	V == 1
VC	oVerflow Cleared	V == 0
HI	Unsigned HIgher	C == 1 & Z == 0
LS	Unsigned Lower or Same	C == 0 or Z == 1
GE	Signed Greater or Equal	N == V
LT	Signed Less Than	N != V
GT	Signed Greater Than	Z == 0 & N == V
LE	Signed Less than or Equal	Z == 1 or N != V

Assembler Directives

- We use assembler directives to assist and control the assembly process.
- Directives or pseudo-ops are not part of the instruction set. These directives change the way the code is assembled.
- They tell the assembler the organization of the source code, but they are not code and are not in the final executable.

Assembler Directives

- Thumb placed at the top of the file to specify that code is generated with Thumb instructions.
- CODE Denotes the section for machine instructions (ROM).
- DATA Denotes the section for global variables(RAM).
- AREA -Instructs the assembler to assemble a new code or data section.
- SPACE Reserves a block of memory and fills it with zeros.
- ALIGN Used to ensure next object aligns properly.
- I.text Makes assembly code callable by C

Assembler Directives

- EXPORT to make an object accessible from another file
- IMPORT to access an "exported" object
- END Placed at the end of each file
- DCB Places byte (8-bits) sized constant in memory
- DCW- Places a half-word(16-bits) sized constant into memory.
- DCD Places a word (32-bits) sized constant into memory.
- EQU To give a symbolic name to a numeric constant.

Thanks