

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

CSE211s:

Introduction to Embedded Systems

GPIO, SysTick & UART


﴿بِرْفَعَ اللَّهُ الَّذِينَ ءامَنُوا مِنْكُمْ وَالَّذِينَ أُوتُوا الْعِلْمَ ذَرْجَتٍ﴾

Ahmed Juba



* General-purpose Input/Output (GPIO):

- A parallel I/O port is a simple mechanism that allows the software to interact with external devices. It's called **parallel** because multiple signals can be accessed all at once.
- The GPIO module is composed of six physical GPIO blocks, each corresponding to an individual GPIO port (Ports A, B, C, D, E, F)
- The GPIO module supports up to 43 programmable I/O pins, depending on the peripherals being used



- Ports accessed through the Advanced Peripheral Bus (APB)
- Individual port pins can be general purpose I/O (GPIO) or have an alternate function
- Microcontrollers use the concept of a direction register to determine whether a pin is an **input** (direction register bit is 0) or an **output** (direction register bit is 1)

- The regular function of a pin is to perform parallel I/O, however, have one or more alternative functions
- It's required to set the corresponding bit as a **digital input** or **output**

* Registers of Ports:

→ GPIO Data (GPIODATA):

- It's the data register, values written in it are transferred onto the GPIO port pins if the respective pins have been configured as **outputs**.
- Similarly, it returns the value on the corresponding **input** pin when these are configured as **inputs**.
- All bits are **cleared** by reset.

→ GPIO Direction (GPIODIR):

- It's the data direction register. **Setting** a bit in it configures the corresponding pin to be an **Output**.
- While **Clearing** a bit configures the corresponding pin to be an **input**.
- All bits are **cleared** by a reset (meaning all GPIO pins are **inputs** by default)

→ GPIO Alternate Function Selection (GPIOAFSEL):

- It's the mode control select register.
- If a bit is **clear**, the pin is used as a **GPIO** & controlled by GPIO registers

- **Setting** a bit, configures the corresponding GPIO line to be controlled by an associated **peripheral**. Several possible peripheral functions are multiplexed on each GPIO & The **GPIOCTL** register is used to **Select** one of the possible functions.

- Most bits are **cleared** by reset. (Therefore most pins are configured as **GPIOs** by default)

→ GPIO Port Control (GPIOCTL):

- It's used in conjunction with the **GPIOAFSEL** register & selects the specific **peripheral** signal for **each** pin when using the **alternate function mode**.
- It selects one out of a set of peripheral functions for each GPIO
- It's a 32-bit register, Each pin has 4 bits

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RW	RW	RW	RW	RW	RW	RW	RW	RW							
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMC7	PMC6	PMC5	PMC4	PMC3	PMC2	PMC1	PMC0								
RW	RW	RW	RW	RW	RW	RW	RW	RW							
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

→ GPIO Pull-Up Select (GPIOPUR):

- It's pull-up control register. When a bit is **set**, a weak pull-up resistor on the corresponding GPIO is enabled.

→ GPIO Digital Enable (GPIODEN):

- It's the digital enable register. To use the pin as a **digital** input or output the corresponding bit must be **set**.

→ GPIO Lock (GPIOLOCK):

- It enables write access to the GPIOCR Register. Writing **0x4C4F_434B** to the GPIOLOCK register unlocks the GPIOCR Register. Writing any other value re-enables the locked state.

→ GPIO Commit (GPIOCR):

- The value of the register determines which bits of the **GPIOAFSEL**, **GPIOUPR**, **GIODEN** registers are committed when a write to these registers is performed.
- If a bit in GPIOCR is cleared, the data being written cannot be committed.
- If a bit is set, the data being written can be committed & reflects the new value.
- The contents of the GPIOCR register can only be modified if the GPIOLOCK register is unlocked. Writes are ignored if GPIOLOCK is locked.

→ GPIO Analog mode Select (GPIOAMSEL):

- It controls isolation circuits to the analog side.
- If a bit is cleared, the analog function is disabled.
- If a bit is set, the analog function is enabled.

→ GPIO Run Mode Clock gating Control (RCCGCGPIO):

- It provides software the capability to enable & disable GPIO modules in Run mode.
- When enable (set), a module is provided a clock & accesses to registers are allowed.
- When disabled, (cleared) the clock is disabled to save power & accesses to registers generate a bus fault.
- All bits are cleared by reset.
- Each bit represents a port.

→ There is also a similar register specified for UART modules. Each bit from 0-7 bits represents a module. (RCGUART)

7	6	5	4	3	2	1	0
R7	R6	R5	R4	R3	R2	R1	R0

→ GPIO Peripheral Ready (PRGPIO):

- It's a status register which indicates whether the GPIO are ready to be accessed by software or not.
- When equal 0, then the GPIO is not ready for access.
- When equal 1, then the GPIO is ready for access.

→ To use the pins for a specific peripheral, there are some steps of initializations needed for the corresponding pins & ports.

* Steps to initialize a port:

1 Activate the clock for the port by setting the corresponding bit in RCCGCGPIO register & wait for PRGPIO to be true:

```
SYSCTL_RCGCGPIO_R |= 0x20; //PORT F Clock enable
```

```
while ((SYSCTL_PRGPIO_R & 0x20) == 0) {}
```

2 Unlock the port: 

```
GPIO_PORTF_LOCK_R = 0x4C4F434B; //Unlock PORT F
GPIO_PORTF_CR_R |= 0x1F; //Allow changes to pins 0,1,2,3,4
```

3 Set its direction register, A bit in DIR set 0 means input & 1 means output:

```
GPIO_PORTF_DIR_R |= 0x11; //SET pins 1,2,3 to be output
GPIO_PORTF_DIR_R &= ~0x11; //SET pins 0,4 to be input
//Another method: GPIO_PORTF_DIR_R = 0xE0;
/*Using assign instead of logic operations in case of
being aware of whole program and used pins*/
```

If needed as digital

4 Enable the digital port: → Set certain bits for the meant pins to DEN register

```
GPIO_PORTF_DEN_R |= 0x1F; //SET pins 0,1,2,3,4 to be digital
```

5 Disable the analog function of the pin (As meant to be used as digital I/O):

```
GPIO_PORTF_AMSEL_R &= ~0x1F; //Disable Analog function
```

If needed as GPIO

6 Clear bits in the alternate function register & clear bits in PCTL

```
GPIO_PORTF_AFSEL_R &= ~0x1F;
GPIO_PORTF_PCTL_R &= ~0xFFFF; //No alternative function
//GPIO clear bit PCTL
```

→ For alternate function: Set bits in AFSEL for corresponding pins & use the table to set bits in PCTL


7 Set the pull-up resistor if it is required (optional)

```
GPIO_PORTF_PUR_R |= 0x11; //SET pull-up resistance
```


- * we set the bits by doing OR operation with a mask of the meant bits
- also, to clear the bits by doing BIC operation with a mask of the meant bits
(and operation with the Complement of the mask)
- in case of you are aware of the program & aware of the pins used, so you can use assign operation instead.
- The switches are negative Logic & will require activation of the internal pull-up resistors. ⇒ in particular, you will sets 0 & 4 in `GPIO_PORTF_PUR_R`
- The LEDs interfaces on PF3 - PF1 are positive Logic, to use them make the PF3-PF1 pins an output

* Switch Debouncing:

Mechanical switches may bounce when changing state → we debounce the switch using time delay



* TivaC Launchpad has :



* Systick Timer:

- it's a simple counter that we can use to create time delays & generate periodic interrupts.
- The basis of Systick is a 24-bit down counter that runs at the bus clock frequency.
- The microcontroller runs at 80 MHz, then the SysTick Counter decrements every 12.5 ns

Address	31- 24	23- 17	16	15-3	2	1	0	Name
SE0000E010	0	0	COUNT	0	CLK_SRC	INTEN	ENABLE	NVIC_ST_CTRL_R
SE0000E014	0	24-bit RELOAD value						NVIC_ST_RELOAD_R
SE0000E018	0	24-bit CURRENT value of SysTick counter						NVIC_ST_CURRENT_R

* Systick Registers:

- `NVIC_ST_CTRL_R` → it's the control register
 - ① Enable bit: Enables the Counter → 0 = Counter disabled, 1 = Counter enabled
 - ② interrupt bit: it enables the systick interrupt. That means, whenever the Counter reaches Zero from a reload value, the systick timer requests the interrupt signal
 - ③ clock source bit: indicates the Clock source → 0 = External clock, 1 = processor clock
 - ④ Count Flag: Returns 1 if timer counted to Zero
The Count Flag could be configured to trigger an interrupt
- `NVIC_ST_RELOAD_R` → the reload value can be any value in the range `0x00000001` to `0x00FFFFFF` (24-bit value)
to generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1

- `NVIC_ST_CURRENT_R` → the CURRENT is loaded with RELOAD value
- In this way, the Systick Counter CURRENT is continuously decrementing

* Steps to initialize the Systick :

- ① Clear the ENABLE bit to turn off Systick during initialization:

```
NVIC_ST_CTRL_R = 0x0; //Clear the ENABLE bit
```

- ② Set the RELOAD register with required period:

```
NVIC_ST_RELOAD_R = 0x00FFFFFF; //The Maximum Reload Value
```

- For the period (t) & bus clock frequency (f), Then set the RELOAD with a value equal to " $t * f - 1$ "

```
NVIC_ST_RELOAD_R = 79999; //1ms*80MHz - 1 = 80000 - 1
```

- ③ Write to the `NVIC_ST_CURRENT_R` value to clear the Counter

```
NVIC_ST_CURRENT_R = 0x0;
```

- ④ Set the ENABLE bit & Set CLK_SRC


```
NVIC_ST_CTRL_R = 0x05; //SET ENABLE bit to 1 to turn on Systick  
//SET CLK_SRC bit
```

- by clearing INTEN bit, then we have to check for count bit

```
while( (NVIC_ST_CTRL_R & 0x00010000) == 0); //Checking for count bit
```


* UART :

- It's the Universal Asynchronous Receiver/Transmitter
 - This Serial port allows the microcontroller to communicate with devices
 - Serial transmission involves sending one bit at a time, such that the data is spread out over time
 - The total no. of bits transmitted per second is called the band rate
 - The reciprocal of the band rate is the bit time (time to send one bit)
 - Each UART will have a band rate control register, to select the transmission rate
 - There is always only one start bit, but even UARTs allow us to select the 5 to 8 data bits & 1 or 2 stop bits. The UART can add even, odd, or no parity bit.



→ The typical protocol: 1 start bit, 8 data bits, no parity & 1 stop bit
we see that 10 bits are sent for every byte of usual data

- **Frame** : it's the smallest complete unit of serial transmission




Showing a single frame, which includes a start bit (which is 0), 8 bits of data (least Significant bit first), and a stop bit (which is 1)

→ Serial Communication Consists of { Receive Data which implements
duplex Communication Link Signal Ground


Our Two

- ① **Full duplex:** Used to describe any communication that takes place in both directions at the same time. (you can both send & receive information at same time)
- ② **Half duplex:** It's one way communication, used to describe any communication that takes place in both directions but not at the same time
- ③ **Simplex:** when data transmission can only take place in one direction




*UART Transmitter:

→ The transmitter has a 16-element FIFO & a 16-bit shift register, which cannot be directly accessed by the programmer. to output data using the UART. The Software will first check to make sure the transmit FIFO is not full (it will wait if TXFF is 1) & then write to the transmit data register




The diagram illustrates the transmitter module's internal structure. It features a yellow box labeled '16-element FIFO' with a stack of four arrows pointing upwards. To its right is a green box labeled 'UART_DTR_R'. An arrow from the text 'Write data' points to the top of the FIFO box. Another arrow points from the bottom of the FIFO box to the 'UART_DTR_R' box. A third arrow originates from the 'UART_DTR_R' box and points upwards towards the text 'Transmit data to register'. At the very top of the diagram, there is a small grey box labeled 'clock' with an arrow pointing down to the FIFO.



When a new byte is written to `UART0_DR_R`, it's put into the transmit FIFO.
Byte by byte, the UART gets data from the FIFO & loads them into the 10-bit
transmit Shift register.

Then, the frame is shifted out one bit at a time at a rate specified by the baud rate register. If there are already data in the FIFO or in the Shift register when the UART0_DR_R is written, the new frame will wait until the previous frames have been transmitted.



*UART Receiver:

→ The receiver cannot start a transmission but it recognizes a new frame by its **start bit**. the bits are shifted in using the same register UART0_DR_R after shifting 10 bits - →

→ There are six status bits generated by receiver activity.

The Receive Fifo empty flag, RXFE, is clear when new input data are in the receive fifo. When the software reads from UART0_DR_R, data are removed from the fifo. When the fifo becomes empty, the RXFE flag will be set, meaning there are no more input data.

→ There are other flags associated with the receiver. There is a Receive FIFO Full Flag RXFF, which is set when the FIFO is full.

→ There are Four status bits associated with each byte of data.



For this reason, the receive fifo is 12 bits wide

* Control bits of FIFO entries :

- ① **Overrun error (OE bit)** → is set when the FIFO is full & more input frames are arriving at the receiver which means input data are lost.

- ② **Parity error (PE bit)** → is set on a parity error, while creating a frame, the sender counts the number of 1s in it & adds the parity bit

→ in case of even parity {
 if no. of 1s is even, PE is 0
 if no. of 1s is odd, PE is 1

→ in case of odd parity {
 if no. of 1s is odd, PE is 0
 if no. of 1s is even, PE is 1

Most systems don't implement parity (due to error rate is low)

- ③ **Break error (BE bit)** → is set when the input is held low for more than a frame.

Tx Signal


- ④ **Framing error (FE bit)** → is set when the stop bit is incorrect.

framing errors are probably caused by a mismatch in baud rate.

* UART Registers :

→ UART Data (UARTDR) :


- it's the data register (the interface to the FIFOs)
- for transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO.
- for received data, if the FIFO is enabled, the data byte & the 4-bit status is pushed onto the 12-bit wide receive FIFO



- All bits are cleared by reset.

→ UART Receive Status (UARTRSR) :

- it's the receive status register. As the receive status can also be read from it as well as UARTDR



- All bits are cleared by reset.

→ UART Flag (UARTFR) :

- It's the flag register.
- After reset, TXF, RXF & BUSY bits are 0 & TXFE & RXFE bits are 1



- **UART Busy (BUSY)** :
 - = 0 (the UART is not busy)
 - = 1 (the UART is busy transmitting data)

This bit remains set until the complete byte, including all stop bits, has been sent from the Shift register

- **UART Receive FIFO empty (RXFE)** :

- = 0 (The receiver is not empty)
- = 1 (the receive FIFO is empty) — if the FIFO is enable (FEN is 1)

- **UART Transmit FIFO Full (TXFF)** :

- = 0 (The transmitter is not full)
- = 1 (the transmit FIFO is full) — if the FIFO is enable (FEN is 1)

- **UART Receive FIFO Full (RXFF)** :

- = 0 (The receiver can receive data)
- = 1 (the receive FIFO is full) — if the FIFO is enable (FEN is 1)

- **UART Transmit FIFO empty (TXFE)** :

- = 0 (The transmitter has data to transmit)
- = 1 (the transmit FIFO is empty) — if the FIFO is enable (FEN is 1)

→ UART Integer Baud-Rate Divisor (UARTIBRD) :

- It's holding the integer part of the baud rate divisor
- These bits are cleared by reset.



→ UART Fractional Baud-Rate Divisor (UARTFBRD) :

- It's holding the fractional part of the baud rate divisor
- These bits are cleared by reset.



→ UART Line Control (UARTLCRH) :

- It's the line control register. Serial parameters such as data length, parity & stop bit selection are implemented in this register



- Break (BRK) :
 - = 0 (For normal use) Protocol
 - = 1 (Sent break)

- Parity Enable (PEN) :
 - = 0 (Parity is disabled & no parity bit added to the data frame)
 - = 1 (parity checking & generation is enabled)

- Even parity Select (EPS) :
 - = 0 (Odd parity)
 - = 1 (even parity)

This bit has no effect when PEN bit disables parity checking & generation

- Two Stop bits Select (STP2) :
 - = 0 (One Stop bit) Protocol
 - = 1 (Two Stop bits)

- FIFO Enable (FEN) :
 - = 0 (the FIFOs are disabled)
 - = 1 (transmit & receive FIFO buffers are enabled)

- Word length (WLEN) :
 - = 11 (8 bits) Protocol
 - = 01 (6 bits)
 - = 10 (7 bits)
 - = 00 (5 bits)

- Stick parity Select (SPS) :
 - = 0 (stick parity is disabled)
 - = 1 (depends on EPS)

This bit has no effect when PEN bit disables parity checking & generation

→ UART Control (UARTCTL) :

- It's the Control register used to enable/disable the UART
- After reset, All bits are cleared & TXE & RXE bits are 1



- UART enable (UARTEN) :
 - = 0 (UART is disabled)
 - = 1 (UART is enabled)

- Transmit enable (TXE) :
 - = 0 (transmit section is disabled)
 - = 1 (transmit section is enabled)

- Receive enable (RXE) :
 - = 0 (receive section is disabled)
 - = 1 (receive section is enabled)

→ Note {
 to enable transmission → UARTEN & TXE must be set to 1
 to enable reception → UARTEN & RXE must be set to 1

* UART Baud Rate Generation :

$$\rightarrow BRD = \frac{\text{Sys CLK}}{\text{ClkDiv} * \text{BandRate}} = \frac{\text{IBRD} + \text{FBRD}}{L=16} = x.y$$

default: 16 MHz
ClkDiv = 16
 $L=16$

$$\rightarrow \text{DIVINT} = \underline{\text{INT(BRD)}}^x$$

$$\rightarrow \text{DIVFRAC} = \underline{\text{INT(FBRD * 64 + 0.5)}}^y$$

$$\rightarrow \text{total time} = \text{total no. of bits} * \text{bit time} = \frac{\text{total no. of bits}}{\text{band Rate}}$$

* Steps to initialize a UART0 :

- ① Activate both **Clocks** of the UART & the port including it by setting the corresponding bits in RCGCGPIO & RCGCUART registers & wait for PRGPIO to be true :

```
SYSCTL_RCGCUART_R |= 0x0001; // activate UART0
SYSCTL_RCGCGPIO_R |= 0x0001; // activate port A
while ((SYSCTL_PRGPIO_R & 0x0001) == 0) {} // checking for clock to be activated
```

- ② Disable the UART by clearing the corresponding bit in UART0_CTL_R

```
UART0_CTL_R &= ~0x0001; // disable UART
```

- ③ Write the values for **baud Rate** in UARTIBRD & UARTRFRD

```
UART0_IBRD_R = 520; //IBRD = int(80000000/(16*9600)) = int(520.83333)
UART0_FBRD_R = 53; //FBRD = int(0.83333 * 64 + 0.5)
```

- ④ Write the desired parameters in **UART0_LCRH_R**
- word length number of stop bits
FIFO enable parity enable & type

Enable FIFO & 8-bit word length (Remember {^{no parity}_{one stop}})


```
UART0_LCRH_R = 0x0070; //8-bit word length, enable FIFO
```

- ⑤ Enable RXE, TXE & UART by setting the corresponding bit in **UART0_CTL_R**

```
UART0_CTL_R = 0x0301; //enable RXE, TXE & UART
```

- ⑥ Enable Alternate Function, Set the corresponding bit in PCTL , enable digital I/O & disable analog function
(Set **GPIO AFSEL, PCTL & DEN**)


```
GPIO_PORTA_AFSEL_R |= 0x03; //enable alt function PA0(UORM) & PA1(UOTM)
GPIO_PORTA_PCTL_R = (GPIO_PORTA_PCTL_R&0xFFFFFFF0)+0x00000011; //Using UART Functionality for PA0 & PA1
GPIO_PORTA_DEN_R |= 0x03; //enable digital I/O on PA0 & PA1
GPIO_PORTA_AMSEL_R &= ~0x03; //disable analog function on PA0 & PA1
```



* Steps to Transmit One byte :

- ① Check for the transmit fifo is it full or not by checking the **TXFF** flag in **UART0_FR_R**

While the transmit fifo is full do nothing, when its not full write data



- ② Assign the data to **UART0_DR_R**

```
void UART0_Transmit (char data)
{
    while ((UART0_FR_R & 0x20) != 0) {};
    UART0_DR_R = data;
}
```

* Steps to Receive One byte :

- ① Check whether there data to be received or not by checking the **RXFE** flag in **UART0_FR_R**

while the receive fifo is empty then there no data to be received thus do nothing, when its not empty , then read the data

- ② Return byte of data written in **UART0_DR_R**

```
char UART0_Read(void)
{
    while ((UART0_FR_R & 0x10) != 0);
    return (char)(UART0_DR_R & 0xFF); //return the first 8 bits (data)
}
```

we can also check for flags by using boolean function :

```
#include "stdbool.h"
bool UART0_InChar(void)
{
    return ((UART0_FR_R & 0x10) != 0) ? 0:1; //whether there data to receive or not
}

bool UART0_OutChar (void)
{
    return ((UART0_FR_R & 0x20) != 0) ? 0:1; //whether the buffer is full or not
}
```

only returns 1 or 0

Return 0 if the condition is true

Return 1 if the condition is false

* Test yourself →

QUIZ