

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

CSE211s:

Introduction to Embedded Systems

ARM Assembly Language

﴿يُرْفَعُ اللَّهُ الَّذِينَ ءاْمَنُوا مِنْكُمْ وَالَّذِينَ اُوتُوا الْعِلْمَ ذَرَجَتٍ﴾



* Assembly language:

→ Assembly language follows this relatively structured form to make it easy for the assembler to read the program & to consider most aspects of the program line by line

<label> opcode operands ;comment

→ When describing assembly instructions we will use the following list of symbols

Ra Rd Rm Rn Rt and Rt2 represent registers
{Rd} represents an optional destination register
#imm12 represents a 12-bit constant, 0 to 4095
#imm16 represents a 16-bit constant, 0 to 65535
operand2 represents the flexible second operand
{cond} represents an optional logical condition
{type} encloses an optional data type
{S} is an optional specification that this instruction sets the condition code bits
Rm {, shift} specifies an optional shift on Rm

* Arithmetic Instructions:

If Rd is present Rd is destination, otherwise is Rn

→ Basic Format: OP{S}{cond} {Rd,} Rn, <op2>


→ Immediate operand: OP{S}{cond} {Rd,} Rn, #im12

ADD
SUB
MUL

Suffix
If S is present, instruction will set condition codes (optional)

* Comparison instructions:

- They are used to create conditional execution such as for loops while loops
- They don't save the result of the operation, but always set the Condition Code



① Compare Operations:

CMP{cond} Rn, <op2> ;Rn - op2
CMN{cond} Rn, <op2> ;Rn - (-op2)

→ They don't save the result but set the Condition Codes

② Test Operations (TST{cond} Rn, <op2> & TEQ{cond} Rn, <op2>):


→ These instructions test the value in a register against Operand 2. They update the Condition Flags on the result, but don't place the result in any register

i. TST instruction performs a bitwise AND operation on the value in Rn & the value in Operand 2. This is the same as ANDS instruction, except that the result is discarded

ii. TEQ instruction performs a bitwise XOR operation on the value in Rn & the value in Operand 2. This is the same as EORS instruction, except that the result is discarded

* Logical Instructions:

→ Basic Format: OP{S}{cond} {Rd,} Rn, <op2>



* to Set a bit: Use ORR operation with a mask $\{x = x \mid (1 \ll i)\}$

①
MOV R0, #1
ORR R1, R0, LSL #i


②
ORR R1, #m
; m is the mask

* to Clear a bit: Use AND operation with a mask $\{x = x \& (1 \ll i)\}$

* to Toggle a bit: Use XOR operation with a mask $\{x = x \oplus (1 \ll i)\}$

* Shift Operations:

① Shift Left (LSL ;Rd=Rm<>n): Logical Shift Left LSL



→ the logical shift left works for both unsigned & signed multiply by 2^n

→ A zero is shifted into the least significant position, & the carry bit will contain the last bit that was shifted out

② Shift Right (LSR ;Rd=Rm>>n & ASR ;Rd=Rm>>n):

→ the logical shift right is similar to an unsigned divide by 2^n

→ A zero is shifted into the most significant position, & the carry flag will hold the last bit that was shifted out



→ the arithmetic shift right is similar to a signed divide by 2^n


→ Notice that the sign bit is preserved, & the carry flag will hold the last bit that was shifted out



③ Rotate (ROR ;Rd=Rm>>n & RRX ;Rd=Rm>>n):

→ The two rotate operations can be used to create multiple-word shift functions

→ There is no rotate left instruction



*Memory Access Instructions:



→ Basic format: **OP{type}{cond} Rd, [Rn]**

① Load instructions:

→ Used to load data from memory into a register

→ **[LDR{type}{cond} Rd, [Rn]]:** Load 32-bit number at **Rn** to **Rd**

→ **[LDR{type}{cond} Rd, =value/label]:** Same as pointer in C language
it's a Special Form of LDR to load a constant or address into a register

→ **[ADR{cond} Rd, label]:** set Rd equal to the address at label

it uses PC-relative addressing & is a handy way to generate a pointer to a Constant in Code space or an address within the program

"Store 32-bit number at **Rt** to **Rn**"

② Store instructions: **STR{type}{cond} Rt, [Rn]**

→ Used to store data from register into a memory

③ Move instructions:

→ They get their data from the machine instruction or from within the processor
& don't require additional memory access instructions

→ **MOV{S}{cond} Rd, <op2>** ; set Rd equal to op2

→ **MOV{cond} Rd, #im16** ; set Rd equal to 16-bit immediate


→ **MVN{cond} Rd, <op2>** ; set Rd equal to -op2

→ For small values (less than or equal 16-bit) we use **MOV**, but for greater values we use **LDR**

③ Stack instructions:

→ the stack push & pop instructions can operate on one register or on a list of registers

→ **PUSH {Rt}** ; save Rt on the stack



→ **POP {Rd}** ; remove from the stack into Rd

→ **PUSH {R1-R3,LR}** ; save R3,R2,R1 Respectively and link register

→ **POP {R1-R3,PC}** ; restore to R1,R2,R3 and PC

* Branch Instructions:

① Unconditional branch:

→ **B{cond} label** ; branch to label

→ **BX{cond} Rm** ; branch indirect to location specified by Rm

→ **BL{cond} label** ; branch to subroutine at label

→ **BLX{cond} Rm** ; branch to subroutine indirect specified by Rm

② Conditional branch:

→ **BEQ label** ; branch if Z==1 (Equal)

→ **BNE label** ; branch if Z==0 (Not-Equal)

→ There's much of them

ARM Assembly Instructions

*Reset:

→ After reset

The 32-bit value stored at
location 0 of flash ROM
into the SP

The 32-bit value stored at
location 4 of flash ROM
into PC

LR register value
is set to
0xFFFFFFFF

*The Stack:


→ The stack is a last-in-first-out (LIFO) temporary storage

→ We refer to the most recent item as the top of the stack, it's actually the item stored at the lowest address

→ the stack pointer (SP) points to the data on the top of the stack

→ SP points to the last item pushed, which will also be the next item to be popped

PUSH {R0}
PUSH {R1}
PUSH {R2}
POP {R3}
POP {R4}
POP {R5}



→ to push data on the stack, the stack pointer is first decremented by 4

& then the information is stored at the address specified by SP

→ to pop data from the stack, the information pointed by SP is first retrieved, and then the stack pointer is incremented by 4

* The rules one has to follow when using the stack:

① Functions should have an equal no. of pushes & pops

② Stack accesses push or pop should not be performed outside the allocated area

③ Stack reads & writes should not be performed within the free area

④ Stack push should first decrement SP, then store the data

⑤ Stack pop should first read the data, & then increment SP

*Addressing Modes :

→ It's the format the instruction uses to specify the memory location to read or write data, a single instruction could exercise multiple addressing modes

- Register to register Addressing (Register direct) → `MOV R0, R1`

- Direct Addressing (Absolute) → `LDR R0, MEM`

- Immediate Addressing (literal) :

① `MOV R3, #30` ② `LDR R0, =const` ③ `ADD R1, R2, #0xFF` ④ `CMP R0, #22`

→ `LDR Rn, =const` it's a pseudoinstruction, the assembler fetches it then executes it as `MOV` if the constant is less than or equal 16-bit, otherwise the assembler uses PC relative addressing mode, So the constant decide which addressing mode is used

- Register Indirect with register offset (Double Reg indirect) :

→ `LDR R0, [R1,R2]` ; $R0 = \text{Mem}[R1 + R2]$
; $R1$ is unmodified

- Register Indirect with Shifted Register Offset (with Scaling) :

→ `LDR R0, [R1,R2,LSL #2]` ; $R0 = \text{Mem}[R1 + 4 * R2]$
; $R1$ is unmodified

- Regular Register Indirect Addressing (Indexed, Base) :

→ it means that the location of an operand is held in a register, it's also called indexed addressing or base addressing → `LDR R0, [R1]`

- Register Indirect with Immediate Offset (Pre-indexed, base with displacement) :

→ it's a memory-addressing mode where the effective address of an operand is computed by adding the content of a register & an immediate offset

Coded into load/store instruction → `LDR R0, [R1,#4]` ; $R0 = \text{Mem}[R1 + 4]$
; $R1$ is unmodified

- Register Indirect pre-incrementing (Pre-indexed, autoindexed) :

→ A pointer register used to hold the base address. An offset can be added to achieve the effective address → `LDR R0, [R1,#4]!`

A.k.a pre indexed immediate offset

; $R1 += 4$
; $R0 = \text{Mem}[R1]$
; $R1$ is modified before loading

- Register Indirect post-incrementing (Post-indexed, autoindexed) :

Similar to pre indexed but it first accesses the operand at the location pointed by the base register, then increments the base address → `LDR R0, [R1], #4`

→ A.k.a post indexed immediate offset

; $R0 = \text{Mem}[R1]$
; $R1 += 4$
; $R1$ is modified before loading

* PC Relative Addressing :

→ It's an addressing mode where the effective address is calculated by its position relative to the current value of the program counter

→ It's indexed addressing mode using the PC as the pointer



- `LDR R0, =imm32`

↳ to move any 32-bit value
into a register

- `LDR R0, [PC,#28]`

↳ using PC register instead of general-purpose register

- branch to subroutine at label

↳ it's used for branching
& For Calling Functions

- jump to location using PC-relative addressing

B label

`BL{cond} label`

* Test yourself →

