

## **VHDL KODU**

#### Company:

-- Engineer:

-- Create Date: 09:29:28 10/18/2019

-- Design Name: 4 bit toplayıcı-çıkarıcı devresi-- Module Name: ToplayıcıCikarici - Behavioral

- -- Project Name:
- -- Target Devices:
- -- Tool versions:
- -- Description:
- -- Dependencies:
- -- Revision:
- -- Revision 0.01 File Created
- -- Additional Comments:

\_\_\_\_\_\_

### library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

entity VE\_KAPISI is
 port( ve g1:in STD LOGIC;

```
ve g2:in STD LOGIC;
      ve cikis:out STD LOGIC);
end VE KAPISI;
architecture veri akisi of VE KAPISI is
begin
  process(ve g1,ve g2)
  begin
    ve cikis <= ve g1 and ve g2;
  end process;
end veri akisi;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity VEYA KAPISI is
  port( veya gl: in STD LOGIC;
      veya g2: in STD LOGIC;
      veya cikis: out STD LOGIC);
end VEYA KAPISI;
architecture veri akisi of VEYA KAPISI is
begin
  process(veya g1, veya g2)
  begin
    veya cikis <= veya g1 or veya g2;
  end process;
end veri akisi;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity XOR KAPISI is
  port( xor g1: in STD LOGIC;
      xor g2: in STD LOGIC;
      xor cikis: out STD LOGIC);
end XOR KAPISI;
architecture veri akisi of XOR KAPISI is
begin
  process(xor g1, xor g2)
```


```
begin
    xor cikis <= xor g1 xor xor g2;
  end process;
end veri akisi;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity YT is
  port( yt gl: in STD LOGIC;
      yt g2: in STD LOGIC;
      yt toplam: out STD LOGIC;
      yt eldecikisi: out STD LOGIC);
end YT;
architecture yapisal of YT is
  component VE KAPISI is
    port( ve g1:in STD LOGIC;
         ve g2:in STD LOGIC;
         ve cikis:out STD LOGIC);
  end component;
  component XOR KAPISI is
    port( xor g1: in STD LOGIC;
         xor g2: in STD LOGIC;
         xor cikis: out STD LOGIC);
  end component;
begin
  blok1: XOR KAPISI port map(xor g1 => yt g1, xor g2 => yt g2, xor cikis
=> yt toplam);
  blok2: VE KAPISI port map(ve g1 => yt g1, ve g2 => yt g2, ve cikis =>
yt eldecikisi);
end yapisal;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TT is
  port( tt g1: in STD LOGIC;
      tt g2: in STD LOGIC;
      tt eldegirisi: in STD LOGIC;
      tt toplam: out STD LOGIC;
```


```
tt eldecikisi: out STD LOGIC
  );
end TT;
architecture yapisal of TT is
  component YT is
    port( yt g1: in STD LOGIC;
         yt g2: in STD LOGIC;
         yt toplam: out STD LOGIC;
         yt eldecikisi: out STD LOGIC);
  end component;
  component VEYA KAPISI is
    port( veya gl: in STD LOGIC;
         veya g2: in STD LOGIC;
         veya cikis: out STD LOGIC);
  end component;
  signal arakablo1: STD LOGIC;
  signal arakablo2: STD LOGIC;
  signal arakablo3: STD LOGIC;
begin
  blok1: YT port map(yt g1 => tt g1, yt g2 => tt g2, yt eldecikisi =>
arakablo2,
  yt toplam => arakablo1);
  blok2: YT port map(yt g1 => arakablo1, yt g2 => tt eldegirisi,
  yt eldecikisi => arakablo3, yt toplam => tt toplam);
  blok3: VEYA KAPISI port map(veya g1 => arakablo2, veya g2 =>
arakablo3,
  veya cikis => tt eldecikisi);
end yapisal;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity DEVRE is
  port( d a0:in STD LOGIC;
  d al:in STD LOGIC;
  d a2:in STD LOGIC;
  d a3:in STD LOGIC;
  d b0:in STD LOGIC;
  d b1:in STD LOGIC;
```

```
d b2:in STD LOGIC;
  d b3:in STD LOGIC;
  d s0:out STD LOGIC;
  d s1:out STD LOGIC;
  d s2:out STD LOGIC;
  d s3:out STD LOGIC;
  d s4:out STD LOGIC;
  x:in STD LOGIC);
end DEVRE;
architecture yapisal of DEVRE is
  component TT is
    port( tt g1: in STD LOGIC;
      tt g2: in STD LOGIC;
      tt eldegirisi: in STD LOGIC;
      tt toplam: out STD LOGIC;
      tt eldecikisi: out STD LOGIC
                                   );
  end component;
  component XOR KAPISI is
    port(xor g1: in STD LOGIC;
      xor g2: in STD LOGIC;
      xor cikis: out STD LOGIC);
  end component;
 signal arakablo1: STD LOGIC;
  signal arakablo2: STD LOGIC;
  signal arakablo3: STD LOGIC;
  signal arakablo4: STD LOGIC;
  signal arakablo5: STD LOGIC;
  signal arakablo6: STD LOGIC;
  signal arakablo7: STD LOGIC;
begin
  blok1: XOR KAPISI port map(xor g1 =>d b0, xor g2 => x,
  xor cikis => arakablo1);
  blok2: XOR KAPISI port map( xor g1=>d b1, xor g2 => x,
  xor cikis => arakablo2);
  blok3: XOR KAPISI port map(xor g1 => d b2, xor g2 => x,
  xor cikis => arakablo3);
  blok4: XOR KAPISI port map( xor g1=>d b3,xor g2=> x,
```

```
xor_cikis =>arakablo4 );
blok5: TT port map( tt_g1=>d_a0 ,tt_g2 => arakablo1, tt_eldecikisi =>
arakablo5, tt_eldegirisi =>x ,
    tt_toplam => d_s0);
blok6: TT port map(tt_g1=>d_a1 ,tt_g2 => arakablo2, tt_eldecikisi =>
arakablo6, tt_eldegirisi =>arakablo5 ,
    tt_toplam => d_s1);
blok7: TT port map(tt_g1=>d_a2 ,tt_g2 => arakablo3, tt_eldecikisi =>
arakablo7, tt_eldegirisi =>arakablo6,
    tt_toplam => d_s2);
blok8: TT port map(tt_g1=>d_a3 ,tt_g2 => arakablo4, tt_eldecikisi => d_s4,
tt_eldegirisi =>arakablo7 ,
    tt_toplam => d_s3);
end yapisal;
```

## RTL ŞEMASI





# SİMÜLASYON DALGA FORMU

✓ 12 ve 9 değerleri için toplama ve çıkarma işlemi yapılmıştır.

Name	Value	0 ns	50 ns	100 ns	150 ns	200 ns
l₁ d_a0	0					
1 d_a1	0					
l₁ d_a2	1					
l <mark>₂</mark> d_a3	1					
l <mark></mark> d_b0	1					
l <mark>₂</mark> d_b1	0					
l <mark>₂</mark> d_b2	0	:				
l <mark>™</mark> d_b3	1					
l <mark>m</mark> d_s0	1					
l∰ d_s1	1					
l <mark>m</mark> d_s2	0					
l∰ d_s3	0					
l <mark>m</mark> d_s4	1					
l <mark>m</mark> x	1					
la arakablo1	0					
arakablo2	1					
la arakablo3	1					
arakablo4	0					
la arakablo5	0					
arakablo6	0					
la arakablo7	1					

