
EMPTY
FULL
FULL
W_CLK
W_CLK
W_CLK
W_INC
W_INC
W_INC
8_ports(WR_DATA[],...)
WR_DATA[](size:8)
RD_DATA[](size:8)
w_addr[](size:3)
EMPTY
w_addr[](size:3)
R_CLK
R_CLK
R_RST
R_INC
R_INC
sync_wptr[](size:4)
gray[](size:4)
W_RST
sync_rptr[](size:4)
W_RST
wgray[](size:4)
R_RST
8_ports(RD_DATA[],...)
U_MEMORY
FIFO_MEM
W_CLK
W_INC
FULL
3_pins(R_ADDR[],...)
8_pins(RD_DATA[],...)
8_pins(WR_DATA[],...)
3_pins(W_ADDR[],...)
U_READ
FIFO_RD
CLK
RST
INC
EMPTY
4_pins(GRAY_PTR[],...)
3_pins(ADDRESS[],...)
4_pins(SYNC_WPTR[],...)
U_R2W_SYNC
DF_SYNC
CLK
RST
4_pins(DOUT[],...)
4_pins(DIN[],...)
U_WRITE
FIFO_WR
CLK
RST
INC
FULL
3_pins(ADDRESS[],...)
4_pins(SYNC_RPTR[],...)
4_pins(GRAY_PTR[],...)
U_W2R_SYNC
DF_SYNC
CLK
RST
4_pins(DIN[],...)
4_pins(DOUT[],...)